Skip to content

Commit ddb0d1b

Browse files
committed
Rename unused variables
1 parent 35406df commit ddb0d1b

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

simphony/tests/test_simulation.py

+2-2
Original file line numberDiff line numberDiff line change
@@ -184,7 +184,7 @@ def test_context(self, mzi):
184184
assert l1.circuit == gc_input.circuit == sim1.circuit
185185
assert d1.circuit == gc_output.circuit == sim1.circuit
186186

187-
with Simulation() as sim2:
187+
with Simulation() as _:
188188
assert sim1.circuit is None
189189
assert l1.circuit != gc_input.circuit
190190
assert d1.circuit != gc_output.circuit
@@ -196,7 +196,7 @@ def test_sampling(self, mzi):
196196
Laser().connect(gc_input)
197197
Detector().connect(gc_output)
198198

199-
with pytest.raises(Exception) as e:
199+
with pytest.raises(Exception) as _:
200200
# sample only takes odd numbers
201201
sim1.sample(100)
202202

0 commit comments

Comments
 (0)