Skip to content

Commit

Permalink
Renames modules (#106)
Browse files Browse the repository at this point in the history
  • Loading branch information
@cchaine
cchaine authored Apr 25, 2024
1 parent 076703f commit cc80935
Show file tree
Hide file tree
Showing 54 changed files with 3,155 additions and 2,950 deletions.
70 changes: 35 additions & 35 deletions config/gtkwave/config/decm.gtkw → config/gtkwave/config/decode.gtkw
View file
Original file line number Diff line number Diff line change
Expand Up @@ -2,10 +2,10 @@
[*] GTKWave Analyzer v3.4.0 (w)1999-2022 BSI
[*] Mon Apr 1 14:48:23 2024
[*]
[dumpfile] "/Users/cchaine/Desktop/Documents/projects/.ecap5.nosync/design/proc/build/tests/waves/decm.vcd"
[dumpfile] "/Users/cchaine/Desktop/Documents/projects/.ecap5.nosync/design/proc/build/tests/waves/decode.vcd"
[dumpfile_mtime] "Mon Apr 1 14:47:51 2024"
[dumpfile_size] 56106
[savefile] "/Users/cchaine/Desktop/Documents/projects/.ecap5.nosync/design/proc/config/gtkwave/config/decm.gtkw"
[savefile] "/Users/cchaine/Desktop/Documents/projects/.ecap5.nosync/design/proc/config/gtkwave/config/decode.gtkw"
[timestart] 887
[size] 2160 829
[pos] -1 -1
Expand Down Expand Up @@ -37,90 +37,90 @@
[markername] YY
[markername] ZZ
[treeopen] TOP.
[treeopen] TOP.tb_decm.
[treeopen] TOP.tb_decode.
[sst_width] 253
[signals_width] 389
[sst_expanded] 1
[sst_vpaned_height] 576
@2024
[color] 1
^1 /Users/cchaine/Desktop/Documents/projects/.ecap5.nosync/design/proc/config/gtkwave/filters/decm_testcase_filter.gtkw
TOP.tb_decm.testcase[31:0]
^1 /Users/cchaine/Desktop/Documents/projects/.ecap5.nosync/design/proc/config/gtkwave/filters/decode_testcase_filter.gtkw
TOP.tb_decode.testcase[31:0]
@28
TOP.tb_decm.clk_i
TOP.tb_decm.rst_i
TOP.tb_decode.clk_i
TOP.tb_decode.rst_i
@200
-Input
@28
TOP.tb_decm.input_valid_i
TOP.tb_decm.input_ready_o
TOP.tb_decode.input_valid_i
TOP.tb_decode.input_ready_o
@22
TOP.tb_decm.pc_i[31:0]
TOP.tb_decode.pc_i[31:0]
@4022
^>1 /Users/cchaine/Desktop/Documents/projects/.ecap5.nosync/design/proc/config/gtkwave/filters/decm_instr_filter_process.py
TOP.tb_decm.instr_i[31:0]
^>1 /Users/cchaine/Desktop/Documents/projects/.ecap5.nosync/design/proc/config/gtkwave/filters/decode_instr_filter_process.py
TOP.tb_decode.instr_i[31:0]
@200
-Register
@22
[color] 2
TOP.tb_decm.raddr1_o[4:0]
TOP.tb_decode.raddr1_o[4:0]
[color] 2
TOP.tb_decm.rdata1_i[31:0]
TOP.tb_decode.rdata1_i[31:0]
[color] 2
TOP.tb_decm.raddr2_o[4:0]
TOP.tb_decode.raddr2_o[4:0]
[color] 2
TOP.tb_decm.rdata2_i[31:0]
TOP.tb_decode.rdata2_i[31:0]
@200
-Output
@28
TOP.tb_decm.output_valid_o
TOP.tb_decm.output_ready_i
TOP.tb_decode.output_valid_o
TOP.tb_decode.output_ready_i
@200
-Execute
@22
[color] 5
TOP.tb_decm.pc_o[31:0]
TOP.tb_decode.pc_o[31:0]
[color] 5
TOP.tb_decm.alu_operand1_o[31:0]
TOP.tb_decode.alu_operand1_o[31:0]
[color] 5
TOP.tb_decm.alu_operand2_o[31:0]
TOP.tb_decode.alu_operand2_o[31:0]
@2024
[color] 5
^2 /Users/cchaine/Desktop/Documents/projects/.ecap5.nosync/design/proc/config/gtkwave/filters/decm_alu_op_filter.gtkw
TOP.tb_decm.alu_op_o[2:0]
^2 /Users/cchaine/Desktop/Documents/projects/.ecap5.nosync/design/proc/config/gtkwave/filters/decode_alu_op_filter.gtkw
TOP.tb_decode.alu_op_o[2:0]
@28
[color] 5
TOP.tb_decm.alu_sub_o
TOP.tb_decode.alu_sub_o
[color] 5
TOP.tb_decm.alu_shift_left_o
TOP.tb_decode.alu_shift_left_o
[color] 5
TOP.tb_decm.alu_signed_shift_o
TOP.tb_decode.alu_signed_shift_o
@2024
[color] 7
^3 /Users/cchaine/Desktop/Documents/projects/.ecap5.nosync/design/proc/config/gtkwave/filters/decm_branch_cond_filter.gtkw
TOP.tb_decm.branch_cond_o[2:0]
^3 /Users/cchaine/Desktop/Documents/projects/.ecap5.nosync/design/proc/config/gtkwave/filters/decode_branch_cond_filter.gtkw
TOP.tb_decode.branch_cond_o[2:0]
@22
[color] 7
TOP.tb_decm.branch_offset_o[19:0]
TOP.tb_decode.branch_offset_o[19:0]
@200
-Load-Store
@28
[color] 3
TOP.tb_decm.ls_enable_o
TOP.tb_decode.ls_enable_o
[color] 3
TOP.tb_decm.ls_write_o
TOP.tb_decode.ls_write_o
@22
[color] 3
TOP.tb_decm.ls_write_data_o[31:0]
TOP.tb_decode.ls_write_data_o[31:0]
[color] 3
TOP.tb_decm.ls_sel_o[3:0]
TOP.tb_decode.ls_sel_o[3:0]
@200
-Write-back
@28
[color] 6
TOP.tb_decm.reg_write_o
TOP.tb_decode.reg_write_o
@24
[color] 6
TOP.tb_decm.reg_addr_o[4:0]
TOP.tb_decode.reg_addr_o[4:0]
[pattern_trace] 1
[pattern_trace] 0
194 changes: 194 additions & 0 deletions config/gtkwave/config/ecap5_dproc.gtkw
View file
Original file line number Diff line number Diff line change
@@ -0,0 +1,194 @@
[*]
[*] GTKWave Analyzer v3.4.0 (w)1999-2022 BSI
[*] Thu Apr 25 15:50:13 2024
[*]
[dumpfile] "/Users/cchaine/Desktop/Documents/projects/.ecap5.nosync/design/proc/build/tests/waves/ecap5_dproc.vcd"
[dumpfile_mtime] "Thu Apr 25 15:39:04 2024"
[dumpfile_size] 62521
[savefile] "/Users/cchaine/Desktop/Documents/projects/.ecap5.nosync/design/proc/config/gtkwave/config/ecap5_dproc.gtkw"
[timestart] 70
[size] 2320 783
[pos] -1 -1
*-5.572440 33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
[markername] AA
[markername] BB
[markername] CC
[markername] DD
[markername] EE
[markername] FF
[markername] GG
[markername] HH
[markername] II
[markername] JJ
[markername] KK
[markername] LL
[markername] MM
[markername] NN
[markername] OO
[markername] PP
[markername] QQ
[markername] RR
[markername] SS
[markername] TT
[markername] UU
[markername] VV
[markername] WW
[markername] XX
[markername] YY
[markername] ZZ
[treeopen] TOP.
[treeopen] TOP.tb_ecap5_dproc.
[treeopen] TOP.tb_ecap5_dproc.dut.
[sst_width] 253
[signals_width] 351
[sst_expanded] 1
[sst_vpaned_height] 450
@2024
[color] 1
^1 /Users/cchaine/Desktop/Documents/projects/.ecap5.nosync/design/proc/config/gtkwave/filters/ecap5_dproc_testcase_filter.gtkw
TOP.testcase[31:0]
@28
TOP.tb_ecap5_dproc.dut.clk_i
TOP.tb_ecap5_dproc.dut.rst_i
TOP.tb_ecap5_dproc.dut.drq_i
TOP.tb_ecap5_dproc.dut.irq_i
@c00200
-Master Wishbone
@22
TOP.tb_ecap5_dproc.dut.wb_adr_o[31:0]
TOP.tb_ecap5_dproc.dut.wb_dat_i[31:0]
TOP.tb_ecap5_dproc.dut.wb_dat_o[31:0]
@28
TOP.tb_ecap5_dproc.dut.wb_we_o
@22
TOP.tb_ecap5_dproc.dut.wb_sel_o[3:0]
@28
TOP.tb_ecap5_dproc.dut.wb_stb_o
TOP.tb_ecap5_dproc.dut.wb_ack_i
TOP.tb_ecap5_dproc.dut.wb_cyc_o
TOP.tb_ecap5_dproc.dut.wb_stall_i
@1401200
-Master Wishbone
@c00200
-IFM
@28
TOP.tb_ecap5_dproc.dut.branch
@22
TOP.tb_ecap5_dproc.dut.branch_target[31:0]
@c00200
-IFM Wishbone
@22
TOP.tb_ecap5_dproc.dut.if_wb_adr_o[31:0]
TOP.tb_ecap5_dproc.dut.if_wb_dat_i[31:0]
TOP.tb_ecap5_dproc.dut.if_wb_sel_o[3:0]
@28
TOP.tb_ecap5_dproc.dut.if_wb_we_o
TOP.tb_ecap5_dproc.dut.if_wb_stb_o
TOP.tb_ecap5_dproc.dut.if_wb_ack_i
TOP.tb_ecap5_dproc.dut.if_wb_cyc_o
TOP.tb_ecap5_dproc.dut.if_wb_stall_i
@1401200
-IFM Wishbone
@22
TOP.tb_ecap5_dproc.dut.if_instr[31:0]
TOP.tb_ecap5_dproc.dut.if_pc[31:0]
@1401200
-IFM
@28
TOP.tb_ecap5_dproc.dut.if_dec_ready
TOP.tb_ecap5_dproc.dut.if_dec_valid
@c00200
-DECM
@22
TOP.tb_ecap5_dproc.dut.dec_pc[31:0]
TOP.tb_ecap5_dproc.dut.dec_alu_operand1[31:0]
TOP.tb_ecap5_dproc.dut.dec_alu_operand2[31:0]
@28
TOP.tb_ecap5_dproc.dut.dec_alu_op[2:0]
TOP.tb_ecap5_dproc.dut.dec_alu_sub
TOP.tb_ecap5_dproc.dut.dec_alu_shift_left
TOP.tb_ecap5_dproc.dut.dec_alu_signed_shift
TOP.tb_ecap5_dproc.dut.dec_branch_cond[2:0]
@22
TOP.tb_ecap5_dproc.dut.dec_branch_offset[19:0]
@28
TOP.tb_ecap5_dproc.dut.dec_ls_enable
TOP.tb_ecap5_dproc.dut.dec_ls_write
@22
TOP.tb_ecap5_dproc.dut.dec_ls_write_data[31:0]
TOP.tb_ecap5_dproc.dut.dec_ls_sel[3:0]
@28
TOP.tb_ecap5_dproc.dut.dec_ls_unsigned_load
TOP.tb_ecap5_dproc.dut.dec_reg_write
@22
TOP.tb_ecap5_dproc.dut.dec_reg_addr[4:0]
@1401200
-DECM
@28
TOP.tb_ecap5_dproc.dut.dec_ex_ready
TOP.tb_ecap5_dproc.dut.dec_ex_valid
@c00200
-EXM
@22
TOP.tb_ecap5_dproc.dut.ex_result[31:0]
@28
TOP.tb_ecap5_dproc.dut.ex_ls_enable
@22
TOP.tb_ecap5_dproc.dut.ex_ls_sel[3:0]
@28
TOP.tb_ecap5_dproc.dut.ex_ls_unsigned_load
TOP.tb_ecap5_dproc.dut.ex_ls_write
@22
TOP.tb_ecap5_dproc.dut.ex_ls_write_data[31:0]
@28
TOP.tb_ecap5_dproc.dut.ex_reg_write
@22
TOP.tb_ecap5_dproc.dut.ex_reg_addr[4:0]
@1401200
-EXM
@28
TOP.tb_ecap5_dproc.dut.ex_ls_valid
TOP.tb_ecap5_dproc.dut.ex_ls_ready
@c00200
-LSM
-LSM Wishbone
@22
TOP.tb_ecap5_dproc.dut.ls_wb_adr_o[31:0]
TOP.tb_ecap5_dproc.dut.ls_wb_dat_i[31:0]
TOP.tb_ecap5_dproc.dut.ls_wb_dat_o[31:0]
@28
TOP.tb_ecap5_dproc.dut.ls_wb_we_o
@22
TOP.tb_ecap5_dproc.dut.ls_wb_sel_o[3:0]
@28
TOP.tb_ecap5_dproc.dut.ls_wb_stb_o
TOP.tb_ecap5_dproc.dut.ls_wb_ack_i
TOP.tb_ecap5_dproc.dut.ls_wb_cyc_o
TOP.tb_ecap5_dproc.dut.ls_wb_stall_i
@1401200
-LSM Wishbone
@28
TOP.tb_ecap5_dproc.dut.ls_reg_write
@22
TOP.tb_ecap5_dproc.dut.ls_reg_addr[4:0]
TOP.tb_ecap5_dproc.dut.ls_reg_data[31:0]
@1401200
-LSM
@28
TOP.tb_ecap5_dproc.dut.ls_valid
@c00201
-REGM
@23
TOP.tb_ecap5_dproc.dut.reg_raddr1[4:0]
TOP.tb_ecap5_dproc.dut.reg_rdata1[31:0]
TOP.tb_ecap5_dproc.dut.reg_raddr2[4:0]
TOP.tb_ecap5_dproc.dut.reg_rdata2[31:0]
@29
TOP.tb_ecap5_dproc.dut.reg_write
@23
TOP.tb_ecap5_dproc.dut.reg_waddr[4:0]
TOP.tb_ecap5_dproc.dut.reg_wdata[31:0]
@1401201
-REGM
[pattern_trace] 1
[pattern_trace] 0
Loading

0 comments on commit cc80935

Please sign in to comment.