You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
{{ message }}
This repository was archived by the owner on Feb 25, 2025. It is now read-only.
Copy file name to clipboardExpand all lines: README.md
+5-1Lines changed: 5 additions & 1 deletion
Original file line number
Diff line number
Diff line change
@@ -1,5 +1,9 @@
1
1
# Analog IP design example: 8-bit Resistive ladder DAC 
2
2
3
+
## Important note:
4
+
5
+
This project has been moved to [github/efabless](https://github.com/efabless/sky130_ef_ip__rdac3v_8bit). This local repository has been archived, and continued development will be done under the Efabless github location.
6
+
3
7
This is a simple 8-bit DAC demonstrating the use
4
8
of the CACE system. It requires [CACE](https://github.com/efabless/cace) to run the testbenches.
5
9
@@ -44,4 +48,4 @@ This project also demonstrates how CACE can be used for continuous integration.
44
48
45
49
First, the environment is set up and CACE is started. Then the `run/` directory is uploaded so that it can be viewed later. Finally, the summary is added to the step overview.
46
50
47
-
Take a look at the latest runs under [actions](https://github.com/RTimothyEdwards/sky130_ef_ip__rdac3v_8bit/actions). If you are logged in to GitHub, you can also click on a run and view the summary.
51
+
Take a look at the latest runs under [actions](https://github.com/RTimothyEdwards/sky130_ef_ip__rdac3v_8bit/actions). If you are logged in to GitHub, you can also click on a run and view the summary.
0 commit comments