Skip to content

Is it possible to use this library for testing user logic based on the XDMA&QDMA IP Core? #16

Open
@GTwhy

Description

@GTwhy

Hi! I'm trying to use this lib for some co-simulation works but I have some questions about its feasibility for my use case.

We have user logic based on XDMA and QDMA, but Xilinx's IP Core is encrypted and can't be simulated with verilator. However, I see that this lib has software interfaces for XDMA and QDMA, so I'm wondering if we can connect our user logic to these software interfaces for simulation purposes? I'm not sure if this is feasible or if there are any potential issues to be aware of. Thank you very much!

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions