Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Put hybrid wire in separate always statement #61

Merged
merged 2 commits into from
Dec 17, 2024
Merged

Put hybrid wire in separate always statement #61

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
7e69f8c
Put hybrid wire in separate always statement
upadhyayulakiran Dec 17, 2024
c24aacc
MICROSOFT AUTOMATED PIPELINE: Stamp 'user/dev/kupadhyayula/fix_always…
upadhyayulakiran Dec 17, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion .github/workflow_metadata/pr_hash
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1 +1 @@
41b06b124b04e583d0f040b825a4f769f1db7b6d2a1caf2820f12d656c293ba4572c81c43d3e77aa92679b7fe74cd3a1
2b5d5480a88290833152d554d26989b7369e35dd426a284518f7c0599edfab1f1094a239fab6771d019fb9d0129c2126
2 changes: 1 addition & 1 deletion .github/workflow_metadata/pr_timestamp
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1 +1 @@
1734046579
1734475178
5 changes: 3 additions & 2 deletions src/ntt_top/rtl/ntt_top.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -512,9 +512,10 @@ module ntt_top
pw_uvw_i.w3_i = 'h0;
end
endcase

hybrid_pw_uvw_i = {pw_uvw_i, uvw_i.w00_i, uvw_i.w01_i, uvw_i.w10_i, uvw_i.w11_i};
end

always_comb hybrid_pw_uvw_i = {pw_uvw_i, uvw_i.w00_i, uvw_i.w01_i, uvw_i.w10_i, uvw_i.w11_i};

assign bf_enable_mux = ct_mode ? bf_enable : bf_enable_reg;
assign mem_wren_mux = ~shuffle_en & ct_mode ? mem_wren_reg : mem_wren;
assign mem_wr_addr_mux = ~shuffle_en & ct_mode ? mem_wr_addr_reg : mem_wr_addr;
Expand Down