Skip to content
Nightly Release

Nightly Release #346

Sign in to view logs

Nightly Release

Nightly Release #346

Run time

Learn about OS pricing on GitHub Actions
Job Run time
RTL Repo Sync / Update RTL Submodule
1m 2s
Find Latest Release
23s
FPGA Suite (1.0, itrng, log) / build_test_binaries
4m 34s
FPGA Suite (1.0, itrng, log) / check_cache
12s
FPGA Suite (1.0, etrng, log) / check_cache
9s
FPGA Suite (1.0, etrng, nolog) / build_test_binaries
4m 45s
FPGA Suite (1.0, etrng, nolog) / check_cache
17s
FPGA Suite (1.0, etrng, log) / build_test_binaries
4m 44s
FPGA Suite (1.0, itrng, nolog) / build_test_binaries
4m 51s
FPGA Suite (1.0, itrng, nolog) / check_cache
11s
FPGA Suite (hw-latest, etrng, log) / build_test_binaries
4m 59s
FPGA Suite (hw-latest, etrng, log) / check_cache
11s
FPGA Suite (hw-latest, itrng, log) / check_cache
14s
FPGA Suite (hw-latest, etrng, nolog) / build_test_binaries
4m 38s
FPGA Suite (hw-latest, etrng, nolog) / check_cache
14s
FPGA Suite (hw-latest, itrng, log) / build_test_binaries
4m 50s
FPGA Suite (hw-latest, itrng, nolog) / build_test_binaries
4m 52s
FPGA Suite (hw-latest, itrng, nolog) / check_cache
10s
sw-emulator Suite (etrng, log) / build_and_test
19m 39s
sw-emulator Suite (etrng, nolog) / build_and_test
19m 4s
sw-emulator Suite (itrng, log) / build_and_test
19m 43s
sw-emulator Suite (itrng, nolog) / build_and_test
19m 4s
sw-emulator Suite (etrng, log) / build_and_test
19m 21s
sw-emulator Suite (etrng, nolog) / build_and_test
17m 59s
sw-emulator Suite (itrng, log) / build_and_test
19m 42s
sw-emulator Suite (itrng, nolog) / build_and_test
19m 27s
FPGA Suite (hw-latest, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, log) / build_bitstream
0s
FPGA Suite (1.0, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, log) / build_bitstream
0s
FPGA Suite (1.0, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, log) / test_artifacts
23m 32s
FPGA Suite (1.0, etrng, log) / test_artifacts
23m 21s
FPGA Suite (1.0, etrng, nolog) / test_artifacts
23m 17s
FPGA Suite (hw-latest, etrng, nolog) / test_artifacts
1s
FPGA Suite (1.0, itrng, nolog) / test_artifacts
1s
FPGA Suite (hw-latest, etrng, log) / test_artifacts
1s
FPGA Suite (hw-latest, itrng, log) / test_artifacts
1s
FPGA Suite (hw-latest, itrng, nolog) / test_artifacts
1s
Create New Release
1s
Publish https://caliptra-sw.github.io/
1s
4h 25m 32s