Skip to content
Nightly Release

Nightly Release #357

Sign in to view logs

Nightly Release

Nightly Release #357

Run time

Learn about OS pricing on GitHub Actions
Job Run time
RTL Repo Sync / Update RTL Submodule
36s
Find Latest Release
22s
FPGA Suite (1.0, etrng, log) / check_cache
9s
FPGA Suite (1.0, etrng, log) / build_test_binaries
3m 30s
FPGA Suite (1.0, etrng, nolog) / build_test_binaries
3m 32s
FPGA Suite (1.0, etrng, nolog) / check_cache
19s
FPGA Suite (1.0, itrng, log) / build_test_binaries
3m 16s
FPGA Suite (1.0, itrng, log) / check_cache
10s
FPGA Suite (1.0, itrng, nolog) / check_cache
18s
FPGA Suite (1.0, itrng, nolog) / build_test_binaries
3m 22s
FPGA Suite (hw-latest, etrng, log) / build_test_binaries
3m 32s
FPGA Suite (hw-latest, etrng, log) / check_cache
12s
FPGA Suite (hw-latest, etrng, nolog) / build_test_binaries
3m 35s
FPGA Suite (hw-latest, etrng, nolog) / check_cache
9s
FPGA Suite (hw-latest, itrng, log) / build_test_binaries
3m 22s
FPGA Suite (hw-latest, itrng, nolog) / build_test_binaries
4m 46s
FPGA Suite (hw-latest, itrng, nolog) / check_cache
11s
FPGA Suite (hw-latest, itrng, log) / check_cache
9s
sw-emulator Suite (etrng, log) / build_and_test
19m 43s
sw-emulator Suite (etrng, nolog) / build_and_test
19m 10s
sw-emulator Suite (itrng, log) / build_and_test
20m 1s
sw-emulator Suite (itrng, nolog) / build_and_test
19m 22s
sw-emulator Suite (etrng, log) / build_and_test
19m 37s
sw-emulator Suite (etrng, nolog) / build_and_test
19m 16s
sw-emulator Suite (itrng, log) / build_and_test
19m 49s
sw-emulator Suite (itrng, nolog) / build_and_test
19m 14s
FPGA Suite (hw-latest, itrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, log) / build_bitstream
0s
FPGA Suite (1.0, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, log) / build_bitstream
0s
FPGA Suite (1.0, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, etrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, log) / test_artifacts
56m 32s
FPGA Suite (1.0, itrng, nolog) / test_artifacts
55m 58s
FPGA Suite (hw-latest, itrng, log) / test_artifacts
47m 17s
FPGA Suite (1.0, etrng, log) / test_artifacts
51m 57s
FPGA Suite (1.0, etrng, nolog) / test_artifacts
52m 41s
FPGA Suite (hw-latest, etrng, log) / test_artifacts
43m 22s
FPGA Suite (hw-latest, etrng, nolog) / test_artifacts
41m 55s
FPGA Suite (hw-latest, itrng, nolog) / test_artifacts
43m 36s
Create New Release
3m 27s
Publish https://caliptra-sw.github.io/ / build
2m 34s
Publish https://caliptra-sw.github.io/ / deploy
9s
9h 47m 10s