Skip to content
Nightly Release

Nightly Release #358

Sign in to view logs

Nightly Release

Nightly Release #358

Run time

Learn about OS pricing on GitHub Actions
Job Run time
RTL Repo Sync / Update RTL Submodule
39s
Find Latest Release
32s
FPGA Suite (1.0, etrng, nolog) / build_test_binaries
3m 27s
FPGA Suite (1.0, etrng, log) / build_test_binaries
3m 22s
FPGA Suite (1.0, etrng, nolog) / check_cache
18s
FPGA Suite (1.0, etrng, log) / check_cache
12s
FPGA Suite (1.0, itrng, nolog) / check_cache
10s
FPGA Suite (1.0, itrng, nolog) / build_test_binaries
3m 23s
FPGA Suite (1.0, itrng, log) / check_cache
17s
FPGA Suite (1.0, itrng, log) / build_test_binaries
3m 23s
FPGA Suite (hw-latest, etrng, log) / build_test_binaries
3m 14s
FPGA Suite (hw-latest, etrng, log) / check_cache
18s
FPGA Suite (hw-latest, etrng, nolog) / build_test_binaries
3m 22s
FPGA Suite (hw-latest, etrng, nolog) / check_cache
11s
FPGA Suite (hw-latest, itrng, log) / build_test_binaries
3m 25s
FPGA Suite (hw-latest, itrng, log) / check_cache
12s
FPGA Suite (hw-latest, itrng, nolog) / check_cache
9s
sw-emulator Suite (etrng, log) / build_and_test
19m 37s
FPGA Suite (hw-latest, itrng, nolog) / build_test_binaries
3m 31s
sw-emulator Suite (etrng, nolog) / build_and_test
18m 59s
sw-emulator Suite (itrng, log) / build_and_test
20m 1s
sw-emulator Suite (etrng, log) / build_and_test
19m 26s
sw-emulator Suite (etrng, nolog) / build_and_test
18m 45s
sw-emulator Suite (itrng, log) / build_and_test
19m 50s
sw-emulator Suite (itrng, nolog) / build_and_test
18m 54s
sw-emulator Suite (itrng, nolog) / build_and_test
19m 9s
FPGA Suite (1.0, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, log) / build_bitstream
0s
FPGA Suite (1.0, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, log) / build_bitstream
0s
FPGA Suite (1.0, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, log) / test_artifacts
46m 4s
FPGA Suite (1.0, etrng, log) / test_artifacts
56m 6s
FPGA Suite (hw-latest, etrng, nolog) / test_artifacts
47m 0s
FPGA Suite (1.0, itrng, log) / test_artifacts
53m 23s
FPGA Suite (1.0, itrng, nolog) / test_artifacts
52m 50s
FPGA Suite (hw-latest, itrng, log) / test_artifacts
42m 59s
FPGA Suite (1.0, etrng, nolog) / test_artifacts
52m 57s
FPGA Suite (hw-latest, itrng, nolog) / test_artifacts
44m 7s
Create New Release
3m 29s
Publish https://caliptra-sw.github.io/ / build
2m 42s
Publish https://caliptra-sw.github.io/ / deploy
7s
9h 46m 30s