Skip to content
Nightly Release

Nightly Release #361

Sign in to view logs

Nightly Release

Nightly Release #361

Run time

Learn about OS pricing on GitHub Actions
Job Run time
RTL Repo Sync / Update RTL Submodule
42s
Find Latest Release
22s
FPGA Suite (1.0, itrng, log) / build_test_binaries
3m 14s
FPGA Suite (1.0, itrng, log) / check_cache
11s
FPGA Suite (1.0, etrng, log) / check_cache
18s
FPGA Suite (1.0, etrng, log) / build_test_binaries
3m 16s
FPGA Suite (1.0, etrng, nolog) / build_test_binaries
3m 16s
FPGA Suite (1.0, etrng, nolog) / check_cache
13s
FPGA Suite (1.0, itrng, nolog) / check_cache
12s
FPGA Suite (hw-latest, etrng, log) / check_cache
10s
FPGA Suite (1.0, itrng, nolog) / build_test_binaries
3m 18s
FPGA Suite (hw-latest, etrng, log) / build_test_binaries
3m 16s
FPGA Suite (hw-latest, etrng, nolog) / build_test_binaries
3m 34s
FPGA Suite (hw-latest, etrng, nolog) / check_cache
9s
FPGA Suite (hw-latest, itrng, log) / build_test_binaries
3m 29s
FPGA Suite (hw-latest, itrng, log) / check_cache
17s
sw-emulator Suite (etrng, log) / build_and_test
19m 43s
FPGA Suite (hw-latest, itrng, nolog) / build_test_binaries
3m 27s
FPGA Suite (hw-latest, itrng, nolog) / check_cache
13s
sw-emulator Suite (etrng, log) / build_and_test
19m 44s
sw-emulator Suite (etrng, nolog) / build_and_test
19m 10s
sw-emulator Suite (itrng, log) / build_and_test
21m 13s
sw-emulator Suite (itrng, nolog) / build_and_test
19m 5s
sw-emulator Suite (etrng, nolog) / build_and_test
18m 43s
sw-emulator Suite (itrng, log) / build_and_test
19m 45s
sw-emulator Suite (itrng, nolog) / build_and_test
19m 1s
FPGA Suite (hw-latest, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, log) / build_bitstream
0s
FPGA Suite (1.0, itrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, log) / build_bitstream
0s
FPGA Suite (1.0, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, log) / test_artifacts
56m 55s
FPGA Suite (1.0, etrng, log) / test_artifacts
56m 32s
FPGA Suite (1.0, etrng, nolog) / test_artifacts
55m 46s
FPGA Suite (hw-latest, etrng, log) / test_artifacts
43m 47s
FPGA Suite (1.0, itrng, nolog) / test_artifacts
55m 35s
FPGA Suite (hw-latest, itrng, nolog) / test_artifacts
46m 3s
FPGA Suite (hw-latest, itrng, log) / test_artifacts
43m 7s
FPGA Suite (hw-latest, etrng, nolog) / test_artifacts
40m 44s
Create New Release
3m 39s
Publish https://caliptra-sw.github.io/ / build
2m 58s
Publish https://caliptra-sw.github.io/ / deploy
10s
9h 51m 17s