Skip to content
Nightly Release

Nightly Release #285

Sign in to view logs

Nightly Release

Nightly Release #285

Run time

Learn about OS pricing on GitHub Actions
Job Run time
RTL Repo Sync / Update RTL Submodule
36s
Find Latest Release
11s
FPGA Suite (1.0, etrng, log) / build_test_binaries
4m 34s
FPGA Suite (1.0, etrng, nolog) / build_test_binaries
3m 24s
FPGA Suite (1.0, etrng, log) / check_cache
21s
FPGA Suite (1.0, etrng, nolog) / check_cache
14s
FPGA Suite (1.0, itrng, log) / build_test_binaries
4m 41s
FPGA Suite (1.0, itrng, log) / check_cache
14s
FPGA Suite (1.0, itrng, nolog) / build_test_binaries
4m 42s
FPGA Suite (1.0, itrng, nolog) / check_cache
13s
FPGA Suite (hw-latest, etrng, log) / build_test_binaries
3m 18s
FPGA Suite (hw-latest, etrng, log) / check_cache
12s
FPGA Suite (hw-latest, etrng, nolog) / build_test_binaries
4m 41s
FPGA Suite (hw-latest, etrng, nolog) / check_cache
20s
FPGA Suite (hw-latest, itrng, log) / check_cache
20s
FPGA Suite (hw-latest, itrng, nolog) / build_test_binaries
4m 47s
FPGA Suite (hw-latest, itrng, nolog) / check_cache
13s
FPGA Suite (hw-latest, itrng, log) / build_test_binaries
4m 48s
sw-emulator Suite (etrng, log) / build_and_test
27m 43s
sw-emulator Suite (etrng, nolog) / build_and_test
26m 41s
sw-emulator Suite (itrng, log) / build_and_test
27m 52s
sw-emulator Suite (itrng, nolog) / build_and_test
26m 54s
sw-emulator Suite (etrng, log) / build_and_test
27m 16s
sw-emulator Suite (etrng, nolog) / build_and_test
27m 7s
sw-emulator Suite (itrng, log) / build_and_test
27m 23s
sw-emulator Suite (itrng, nolog) / build_and_test
26m 41s
FPGA Suite (hw-latest, itrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, log) / build_bitstream
0s
FPGA Suite (1.0, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, log) / build_bitstream
0s
FPGA Suite (1.0, etrng, log) / build_bitstream
0s
FPGA Suite (1.0, etrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, log) / test_artifacts
35m 11s
FPGA Suite (1.0, etrng, nolog) / test_artifacts
44m 44s
FPGA Suite (1.0, etrng, log) / test_artifacts
45m 8s
FPGA Suite (1.0, itrng, log) / test_artifacts
45m 3s
FPGA Suite (1.0, itrng, nolog) / test_artifacts
44m 39s
FPGA Suite (hw-latest, etrng, nolog) / test_artifacts
35m 13s
FPGA Suite (hw-latest, itrng, log) / test_artifacts
35m 44s
FPGA Suite (hw-latest, itrng, nolog) / test_artifacts
35m 42s
Create New Release
3m 28s
Publish https://caliptra-sw.github.io/ / build
2m 41s
Publish https://caliptra-sw.github.io/ / deploy
9s
9h 43m 8s