Skip to content
Nightly Release

Nightly Release #296

Sign in to view logs

Nightly Release

Nightly Release #296

Run time

Learn about OS pricing on GitHub Actions
Job Run time
RTL Repo Sync / Update RTL Submodule
35s
Find Latest Release
10s
FPGA Suite (1.0, itrng, nolog) / check_cache
12s
FPGA Suite (1.0, itrng, nolog) / build_test_binaries
4m 16s
FPGA Suite (1.0, etrng, log) / build_test_binaries
4m 34s
FPGA Suite (1.0, etrng, log) / check_cache
14s
FPGA Suite (1.0, etrng, nolog) / build_test_binaries
4m 32s
FPGA Suite (1.0, etrng, nolog) / check_cache
13s
FPGA Suite (1.0, itrng, log) / build_test_binaries
4m 47s
FPGA Suite (1.0, itrng, log) / check_cache
20s
FPGA Suite (hw-latest, etrng, log) / build_test_binaries
4m 40s
FPGA Suite (hw-latest, etrng, nolog) / build_test_binaries
4m 34s
FPGA Suite (hw-latest, etrng, log) / check_cache
11s
FPGA Suite (hw-latest, etrng, nolog) / check_cache
12s
FPGA Suite (hw-latest, itrng, log) / build_test_binaries
4m 32s
FPGA Suite (hw-latest, itrng, log) / check_cache
13s
FPGA Suite (hw-latest, itrng, nolog) / build_test_binaries
4m 35s
FPGA Suite (hw-latest, itrng, nolog) / check_cache
14s
sw-emulator Suite (etrng, log) / build_and_test
27m 17s
sw-emulator Suite (etrng, nolog) / build_and_test
26m 40s
sw-emulator Suite (itrng, log) / build_and_test
27m 42s
sw-emulator Suite (etrng, log) / build_and_test
27m 1s
sw-emulator Suite (itrng, log) / build_and_test
27m 26s
sw-emulator Suite (etrng, nolog) / build_and_test
26m 39s
sw-emulator Suite (itrng, nolog) / build_and_test
27m 5s
sw-emulator Suite (itrng, nolog) / build_and_test
27m 25s
FPGA Suite (hw-latest, etrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, log) / build_bitstream
0s
FPGA Suite (1.0, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, log) / build_bitstream
0s
FPGA Suite (1.0, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, nolog) / test_artifacts
44m 42s
FPGA Suite (1.0, etrng, nolog) / test_artifacts
44m 42s
FPGA Suite (1.0, etrng, log) / test_artifacts
45m 6s
FPGA Suite (hw-latest, etrng, nolog) / test_artifacts
35m 18s
FPGA Suite (hw-latest, itrng, log) / test_artifacts
35m 48s
FPGA Suite (hw-latest, itrng, nolog) / test_artifacts
35m 44s
FPGA Suite (hw-latest, etrng, log) / test_artifacts
35m 8s
FPGA Suite (1.0, itrng, log) / test_artifacts
45m 3s
Create New Release
4m 7s
Publish https://caliptra-sw.github.io/ / build
2m 20s
Publish https://caliptra-sw.github.io/ / deploy
7s
9h 44m 24s