Skip to content
Nightly Release

Nightly Release #308

Sign in to view logs

Nightly Release

Nightly Release #308

Run time

Learn about OS pricing on GitHub Actions
Job Run time
RTL Repo Sync / Update RTL Submodule
28s
Find Latest Release
10s
FPGA Suite (1.0, etrng, nolog) / build_test_binaries
4m 33s
FPGA Suite (1.0, itrng, log) / check_cache
21s
FPGA Suite (1.0, etrng, log) / build_test_binaries
4m 33s
FPGA Suite (1.0, etrng, log) / check_cache
27s
FPGA Suite (1.0, etrng, nolog) / check_cache
14s
FPGA Suite (1.0, itrng, log) / build_test_binaries
4m 24s
FPGA Suite (1.0, itrng, nolog) / build_test_binaries
4m 11s
FPGA Suite (1.0, itrng, nolog) / check_cache
14s
FPGA Suite (hw-latest, etrng, log) / build_test_binaries
4m 12s
FPGA Suite (hw-latest, etrng, log) / check_cache
15s
FPGA Suite (hw-latest, etrng, nolog) / build_test_binaries
4m 49s
FPGA Suite (hw-latest, etrng, nolog) / check_cache
21s
FPGA Suite (hw-latest, itrng, log) / build_test_binaries
4m 23s
FPGA Suite (hw-latest, itrng, log) / check_cache
21s
FPGA Suite (hw-latest, itrng, nolog) / build_test_binaries
4m 32s
FPGA Suite (hw-latest, itrng, nolog) / check_cache
20s
sw-emulator Suite (etrng, log) / build_and_test
27m 1s
sw-emulator Suite (etrng, nolog) / build_and_test
26m 54s
sw-emulator Suite (etrng, log) / build_and_test
27m 39s
sw-emulator Suite (etrng, nolog) / build_and_test
26m 59s
sw-emulator Suite (itrng, nolog) / build_and_test
26m 45s
sw-emulator Suite (itrng, log) / build_and_test
27m 33s
sw-emulator Suite (itrng, log) / build_and_test
27m 10s
sw-emulator Suite (itrng, nolog) / build_and_test
26m 35s
FPGA Suite (1.0, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, log) / build_bitstream
0s
FPGA Suite (1.0, itrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, log) / build_bitstream
0s
FPGA Suite (1.0, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, nolog) / test_artifacts
44m 10s
FPGA Suite (hw-latest, etrng, log) / test_artifacts
35m 20s
FPGA Suite (1.0, itrng, log) / test_artifacts
44m 50s
FPGA Suite (1.0, etrng, log) / test_artifacts
44m 53s
FPGA Suite (1.0, etrng, nolog) / test_artifacts
44m 10s
FPGA Suite (hw-latest, itrng, log) / test_artifacts
35m 54s
FPGA Suite (hw-latest, itrng, nolog) / test_artifacts
35m 46s
FPGA Suite (hw-latest, etrng, nolog) / test_artifacts
35m 17s
Create New Release
3m 34s
Publish https://caliptra-sw.github.io/ / build
3m 0s
Publish https://caliptra-sw.github.io/ / deploy
14s
9h 42m 32s