Skip to content
Nightly Release

Nightly Release #312

Sign in to view logs

Nightly Release

Nightly Release #312

Run time

Learn about OS pricing on GitHub Actions
Job Run time
RTL Repo Sync / Update RTL Submodule
29s
Find Latest Release
11s
FPGA Suite (1.0, etrng, log) / build_test_binaries
3m 6s
FPGA Suite (1.0, etrng, nolog) / build_test_binaries
3m 31s
FPGA Suite (1.0, etrng, nolog) / check_cache
11s
FPGA Suite (1.0, etrng, log) / check_cache
21s
FPGA Suite (1.0, itrng, log) / build_test_binaries
3m 30s
FPGA Suite (1.0, itrng, log) / check_cache
12s
FPGA Suite (1.0, itrng, nolog) / build_test_binaries
3m 20s
FPGA Suite (1.0, itrng, nolog) / check_cache
22s
FPGA Suite (hw-latest, etrng, log) / build_test_binaries
3m 15s
FPGA Suite (hw-latest, etrng, nolog) / build_test_binaries
3m 17s
FPGA Suite (hw-latest, etrng, log) / check_cache
17s
FPGA Suite (hw-latest, etrng, nolog) / check_cache
14s
FPGA Suite (hw-latest, itrng, log) / build_test_binaries
4m 32s
FPGA Suite (hw-latest, itrng, log) / check_cache
14s
FPGA Suite (hw-latest, itrng, nolog) / build_test_binaries
4m 36s
sw-emulator Suite (etrng, log) / build_and_test
28m 10s
FPGA Suite (hw-latest, itrng, nolog) / check_cache
22s
sw-emulator Suite (etrng, nolog) / build_and_test
27m 45s
sw-emulator Suite (itrng, log) / build_and_test
26m 56s
sw-emulator Suite (etrng, log) / build_and_test
27m 12s
sw-emulator Suite (itrng, nolog) / build_and_test
26m 50s
sw-emulator Suite (etrng, nolog) / build_and_test
26m 32s
sw-emulator Suite (itrng, log) / build_and_test
27m 25s
sw-emulator Suite (itrng, nolog) / build_and_test
26m 44s
FPGA Suite (1.0, itrng, log) / build_bitstream
0s
FPGA Suite (1.0, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, log) / build_bitstream
0s
FPGA Suite (1.0, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, log) / test_artifacts
44m 53s
FPGA Suite (hw-latest, etrng, log) / test_artifacts
35m 19s
FPGA Suite (1.0, itrng, nolog) / test_artifacts
44m 10s
FPGA Suite (hw-latest, etrng, nolog) / test_artifacts
35m 12s
FPGA Suite (1.0, itrng, log) / test_artifacts
44m 55s
FPGA Suite (1.0, etrng, nolog) / test_artifacts
44m 11s
FPGA Suite (hw-latest, itrng, log) / test_artifacts
35m 53s
FPGA Suite (hw-latest, itrng, nolog) / test_artifacts
35m 43s
Create New Release
3m 49s
Publish https://caliptra-sw.github.io/ / build
2m 31s
Publish https://caliptra-sw.github.io/ / deploy
8s
9h 36m 18s