Skip to content
Nightly Release

Nightly Release #313

Sign in to view logs

Nightly Release

Nightly Release #313

Run time

Learn about OS pricing on GitHub Actions
Job Run time
RTL Repo Sync / Update RTL Submodule
32s
Find Latest Release
14s
FPGA Suite (1.0, etrng, nolog) / check_cache
12s
FPGA Suite (1.0, etrng, nolog) / build_test_binaries
4m 20s
FPGA Suite (1.0, etrng, log) / build_test_binaries
4m 30s
FPGA Suite (1.0, etrng, log) / check_cache
11s
FPGA Suite (1.0, itrng, log) / check_cache
19s
FPGA Suite (1.0, itrng, nolog) / build_test_binaries
4m 43s
FPGA Suite (1.0, itrng, nolog) / check_cache
11s
FPGA Suite (hw-latest, etrng, log) / build_test_binaries
4m 25s
FPGA Suite (hw-latest, etrng, log) / check_cache
15s
FPGA Suite (1.0, itrng, log) / build_test_binaries
4m 23s
FPGA Suite (hw-latest, etrng, nolog) / build_test_binaries
4m 20s
FPGA Suite (hw-latest, etrng, nolog) / check_cache
20s
FPGA Suite (hw-latest, itrng, log) / build_test_binaries
4m 24s
FPGA Suite (hw-latest, itrng, log) / check_cache
12s
FPGA Suite (hw-latest, itrng, nolog) / build_test_binaries
4m 28s
FPGA Suite (hw-latest, itrng, nolog) / check_cache
11s
sw-emulator Suite (etrng, log) / build_and_test
27m 17s
sw-emulator Suite (etrng, nolog) / build_and_test
28m 5s
sw-emulator Suite (itrng, log) / build_and_test
27m 35s
sw-emulator Suite (itrng, nolog) / build_and_test
26m 53s
sw-emulator Suite (etrng, log) / build_and_test
27m 33s
sw-emulator Suite (etrng, nolog) / build_and_test
27m 1s
sw-emulator Suite (itrng, log) / build_and_test
27m 3s
sw-emulator Suite (itrng, nolog) / build_and_test
28m 7s
FPGA Suite (1.0, etrng, log) / build_bitstream
0s
FPGA Suite (1.0, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, log) / build_bitstream
0s
FPGA Suite (1.0, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, nolog) / test_artifacts
44m 11s
FPGA Suite (1.0, itrng, log) / test_artifacts
44m 51s
FPGA Suite (hw-latest, etrng, nolog) / test_artifacts
35m 13s
FPGA Suite (hw-latest, etrng, log) / test_artifacts
35m 15s
FPGA Suite (1.0, etrng, log) / test_artifacts
44m 49s
FPGA Suite (hw-latest, itrng, log) / test_artifacts
35m 52s
FPGA Suite (hw-latest, itrng, nolog) / test_artifacts
35m 42s
FPGA Suite (1.0, itrng, nolog) / test_artifacts
44m 9s
Create New Release
3m 42s
Publish https://caliptra-sw.github.io/ / build
2m 46s
Publish https://caliptra-sw.github.io/ / deploy
10s
9h 44m 24s