Skip to content
Nightly Release

Nightly Release #316

Sign in to view logs

Nightly Release

Nightly Release #316

Run time

Learn about OS pricing on GitHub Actions
Job Run time
RTL Repo Sync / Update RTL Submodule
39s
Find Latest Release
22s
FPGA Suite (1.0, itrng, log) / check_cache
10s
FPGA Suite (1.0, etrng, nolog) / build_test_binaries
3m 16s
FPGA Suite (1.0, itrng, log) / build_test_binaries
3m 43s
FPGA Suite (1.0, etrng, nolog) / check_cache
11s
FPGA Suite (1.0, etrng, log) / check_cache
9s
FPGA Suite (1.0, itrng, nolog) / check_cache
10s
FPGA Suite (hw-latest, etrng, log) / build_test_binaries
3m 21s
FPGA Suite (hw-latest, etrng, log) / check_cache
19s
FPGA Suite (1.0, itrng, nolog) / build_test_binaries
4m 26s
FPGA Suite (1.0, etrng, log) / build_test_binaries
3m 35s
FPGA Suite (hw-latest, etrng, nolog) / check_cache
14s
FPGA Suite (hw-latest, etrng, nolog) / build_test_binaries
3m 14s
FPGA Suite (hw-latest, itrng, log) / build_test_binaries
3m 13s
FPGA Suite (hw-latest, itrng, log) / check_cache
14s
FPGA Suite (hw-latest, itrng, nolog) / build_test_binaries
3m 18s
FPGA Suite (hw-latest, itrng, nolog) / check_cache
10s
sw-emulator Suite (etrng, log) / build_and_test
18m 41s
sw-emulator Suite (etrng, log) / build_and_test
18m 57s
sw-emulator Suite (etrng, nolog) / build_and_test
18m 33s
sw-emulator Suite (itrng, nolog) / build_and_test
18m 6s
sw-emulator Suite (itrng, log) / build_and_test
18m 48s
sw-emulator Suite (itrng, log) / build_and_test
19m 56s
sw-emulator Suite (itrng, nolog) / build_and_test
18m 40s
sw-emulator Suite (etrng, nolog) / build_and_test
18m 17s
FPGA Suite (1.0, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, log) / build_bitstream
0s
FPGA Suite (1.0, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, log) / build_bitstream
0s
FPGA Suite (1.0, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, nolog) / test_artifacts
44m 10s
FPGA Suite (hw-latest, itrng, log) / test_artifacts
35m 53s
FPGA Suite (hw-latest, etrng, nolog) / test_artifacts
35m 13s
FPGA Suite (hw-latest, etrng, log) / test_artifacts
35m 16s
FPGA Suite (hw-latest, itrng, nolog) / test_artifacts
35m 43s
FPGA Suite (1.0, etrng, log) / test_artifacts
45m 42s
FPGA Suite (1.0, itrng, log) / test_artifacts
44m 50s
FPGA Suite (1.0, itrng, nolog) / test_artifacts
44m 10s
Create New Release
3m 49s
Publish https://caliptra-sw.github.io/ / build
3m 5s
Publish https://caliptra-sw.github.io/ / deploy
7s
8h 28m 40s