Skip to content

Commit

Permalink
deploy: 7c8a0c4
Browse files Browse the repository at this point in the history
  • Loading branch information
kgugala committed Feb 25, 2025
1 parent 7dfe548 commit aac403f
Show file tree
Hide file tree
Showing 26 changed files with 161 additions and 161 deletions.
4 changes: 2 additions & 2 deletions dv.html
Original file line number Diff line number Diff line change
Expand Up @@ -2682,7 +2682,7 @@ <h5 id="payload-available"><code class="docutils literal notranslate"><span clas
<p>The test runs at core clock of 100 and 200 MHz. The slowest clock that does not result in a tSCO violation is 166 MHz.
The I3C bus clock is set to 12.5 MHz</p>
<h5 id="image-activated"><code class="docutils literal notranslate"><span class="pre">image_activated</span></code><a class="headerlink" href="#image-activated" title="Link to this heading"></a></h5>
<p>Test: <a class="reference external" href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_recovery.py#L1015"><code class="docutils literal notranslate"><span class="pre">image_activated</span></code></a></p>
<p>Test: <a class="reference external" href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_recovery.py#L1022"><code class="docutils literal notranslate"><span class="pre">image_activated</span></code></a></p>
<p>Sets the TTI and recovery addresses via two SETDASA CCCs.</p>
<p>Ensures that initially the image_activated_o signal is deasserted.
Writes 0xF to the 3rd byte of the RECOVERY_CTRL register using the
Expand All @@ -2692,7 +2692,7 @@ <h5 id="image-activated"><code class="docutils literal notranslate"><span class=
<p>The test runs at core clock of 100 and 200 MHz. The slowest clock that does not result in a tSCO violation is 166 MHz.
The I3C bus clock is set to 12.5 MHz</p>
<h5 id="recovery-flow"><code class="docutils literal notranslate"><span class="pre">recovery_flow</span></code><a class="headerlink" href="#recovery-flow" title="Link to this heading"></a></h5>
<p>Test: <a class="reference external" href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_recovery.py#L1067"><code class="docutils literal notranslate"><span class="pre">recovery_flow</span></code></a></p>
<p>Test: <a class="reference external" href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_recovery.py#L1074"><code class="docutils literal notranslate"><span class="pre">recovery_flow</span></code></a></p>
<p>The test exercises firmware image transfer flow using the recovery
protocol. It consists of two agents running concurrently.</p>
<p>The AHB/AXI agent is responsible for recovery operation from the
Expand Down
4 changes: 2 additions & 2 deletions sim-results/bus_monitor.html
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@

<center>
<link rel='stylesheet' type='text/css' href='main.css'><link rel='stylesheet' type='text/css' href='cov.css'><h1>Simulation Results</h1>
<h2>Run on 02/25/25/34/2025 09:34</h2>
<h2>Run on 02/25/25/10/2025 14:10</h2>
<h3>Test Results</h3>
<table class="dv">
<thead>
Expand All @@ -19,7 +19,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">bus_monitor</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/ctrl_bus_monitor/test_bus_monitor.py#L47">bus_monitor</a></td>
<td align="center">0.37861</td>
<td align="center">0.37702</td>
<td align="center">8092.01000</td>
<td align="center">1</td>
<td align="center">1</td>
Expand Down
6 changes: 3 additions & 3 deletions sim-results/bus_rx_flow.html
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@

<center>
<link rel='stylesheet' type='text/css' href='main.css'><link rel='stylesheet' type='text/css' href='cov.css'><h1>Simulation Results</h1>
<h2>Run on 02/25/25/34/2025 09:34</h2>
<h2>Run on 02/25/25/10/2025 14:10</h2>
<h3>Test Results</h3>
<table class="dv">
<thead>
Expand All @@ -19,7 +19,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">multiple_bit_reads</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/bus_rx_flow/test_bus_rx_flow.py#L57">multiple_bit_reads</a></td>
<td align="center">0.18321</td>
<td align="center">0.18350</td>
<td align="center">3268.01000</td>
<td align="center">1</td>
<td align="center">1</td>
Expand All @@ -28,7 +28,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">multiple_byte_reads</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/bus_rx_flow/test_bus_rx_flow.py#L88">multiple_byte_reads</a></td>
<td align="center">0.49769</td>
<td align="center">0.49387</td>
<td align="center">8868.01000</td>
<td align="center">1</td>
<td align="center">1</td>
Expand Down
4 changes: 2 additions & 2 deletions sim-results/bus_timers.html
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@

<center>
<link rel='stylesheet' type='text/css' href='main.css'><link rel='stylesheet' type='text/css' href='cov.css'><h1>Simulation Results</h1>
<h2>Run on 02/25/25/34/2025 09:34</h2>
<h2>Run on 02/25/25/10/2025 14:10</h2>
<h3>Test Results</h3>
<table class="dv">
<thead>
Expand All @@ -19,7 +19,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">get_status</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/ctrl_bus_timers/test_bus_timers.py#L25">bus_timers</a></td>
<td align="center">0.01975</td>
<td align="center">0.01939</td>
<td align="center">496.01000</td>
<td align="center">1</td>
<td align="center">1</td>
Expand Down
12 changes: 6 additions & 6 deletions sim-results/bus_tx.html
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@

<center>
<link rel='stylesheet' type='text/css' href='main.css'><link rel='stylesheet' type='text/css' href='cov.css'><h1>Simulation Results</h1>
<h2>Run on 02/25/25/34/2025 09:34</h2>
<h2>Run on 02/25/25/10/2025 14:10</h2>
<h3>Test Results</h3>
<table class="dv">
<thead>
Expand All @@ -19,7 +19,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">bit_tx_negedge</td>
<td align="left">bit_tx_negedge</td>
<td align="center">0.01538</td>
<td align="center">0.01529</td>
<td align="center">184.01000</td>
<td align="center">14</td>
<td align="center">14</td>
Expand All @@ -28,7 +28,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">bit_tx_pre_posedge</td>
<td align="left">bit_tx_pre_posedge</td>
<td align="center">0.01775</td>
<td align="center">0.01736</td>
<td align="center">239.01000</td>
<td align="center">4</td>
<td align="center">4</td>
Expand All @@ -37,7 +37,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">bit_tx_high_level</td>
<td align="left">bit_tx_high_level</td>
<td align="center">0.01772</td>
<td align="center">0.01791</td>
<td align="center">239.01000</td>
<td align="center">4</td>
<td align="center">4</td>
Expand All @@ -46,7 +46,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">bit_tx_low_level</td>
<td align="left">bit_tx_low_level</td>
<td align="center">0.01750</td>
<td align="center">0.01762</td>
<td align="center">239.01000</td>
<td align="center">4</td>
<td align="center">4</td>
Expand All @@ -55,7 +55,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">byte_tx</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/bus_tx/test_bus_tx.py#L222">byte_tx</a></td>
<td align="center">0.31839</td>
<td align="center">0.32094</td>
<td align="center">4568.01000</td>
<td align="center">2</td>
<td align="center">2</td>
Expand Down
12 changes: 6 additions & 6 deletions sim-results/bus_tx_flow.html
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@

<center>
<link rel='stylesheet' type='text/css' href='main.css'><link rel='stylesheet' type='text/css' href='cov.css'><h1>Simulation Results</h1>
<h2>Run on 02/25/25/34/2025 09:34</h2>
<h2>Run on 02/25/25/10/2025 14:10</h2>
<h3>Test Results</h3>
<table class="dv">
<thead>
Expand All @@ -19,7 +19,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">bit_tx_negedge</td>
<td align="left">bit_tx_negedge</td>
<td align="center">0.01538</td>
<td align="center">0.01529</td>
<td align="center">184.01000</td>
<td align="center">14</td>
<td align="center">14</td>
Expand All @@ -28,7 +28,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">bit_tx_pre_posedge</td>
<td align="left">bit_tx_pre_posedge</td>
<td align="center">0.01775</td>
<td align="center">0.01736</td>
<td align="center">239.01000</td>
<td align="center">4</td>
<td align="center">4</td>
Expand All @@ -37,7 +37,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">bit_tx_high_level</td>
<td align="left">bit_tx_high_level</td>
<td align="center">0.01772</td>
<td align="center">0.01791</td>
<td align="center">239.01000</td>
<td align="center">4</td>
<td align="center">4</td>
Expand All @@ -46,7 +46,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">bit_tx_low_level</td>
<td align="left">bit_tx_low_level</td>
<td align="center">0.01750</td>
<td align="center">0.01762</td>
<td align="center">239.01000</td>
<td align="center">4</td>
<td align="center">4</td>
Expand All @@ -55,7 +55,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">byte_tx</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/bus_tx/test_bus_tx.py#L222">byte_tx</a></td>
<td align="center">0.31839</td>
<td align="center">0.32094</td>
<td align="center">4568.01000</td>
<td align="center">2</td>
<td align="center">2</td>
Expand Down
2 changes: 1 addition & 1 deletion sim-results/ccc.html
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@

<center>
<link rel='stylesheet' type='text/css' href='main.css'><link rel='stylesheet' type='text/css' href='cov.css'><h1>Simulation Results</h1>
<h2>Run on 02/25/25/34/2025 09:34</h2>
<h2>Run on 02/25/25/10/2025 14:10</h2>
<h3>Test Results</h3>
<table class="dv">
<thead>
Expand Down
14 changes: 7 additions & 7 deletions sim-results/csr_sw_access.html
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@

<center>
<link rel='stylesheet' type='text/css' href='main.css'><link rel='stylesheet' type='text/css' href='cov.css'><h1>Simulation Results</h1>
<h2>Run on 02/25/25/34/2025 09:34</h2>
<h2>Run on 02/25/25/10/2025 14:10</h2>
<h3>Test Results</h3>
<table class="dv">
<thead>
Expand All @@ -19,7 +19,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">read_hci_version_csr</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/lib_adapter/test_csr_sw_access.py#L67">read_hci_version_csr</a></td>
<td align="center">0.01009</td>
<td align="center">0.01067</td>
<td align="center">26.01000</td>
<td align="center">2</td>
<td align="center">2</td>
Expand All @@ -28,7 +28,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">read_pio_section_offset</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/lib_adapter/test_csr_sw_access.py#L80">read_pio_section_offset</a></td>
<td align="center">0.00651</td>
<td align="center">0.00672</td>
<td align="center">28.01000</td>
<td align="center">2</td>
<td align="center">2</td>
Expand All @@ -37,7 +37,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">write_to_controller_device_addr</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/lib_adapter/test_csr_sw_access.py#L90">write_to_controller_device_addr</a></td>
<td align="center">0.00777</td>
<td align="center">0.00790</td>
<td align="center">34.01000</td>
<td align="center">2</td>
<td align="center">2</td>
Expand All @@ -46,7 +46,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">write_should_not_affect_ro_csr</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/lib_adapter/test_csr_sw_access.py#L104">write_should_not_affect_ro_csr</a></td>
<td align="center">0.00882</td>
<td align="center">0.00885</td>
<td align="center">39.01000</td>
<td align="center">2</td>
<td align="center">2</td>
Expand All @@ -55,7 +55,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">sequence_csr_read</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/lib_adapter/test_csr_sw_access.py#L120">sequence_csr_read</a></td>
<td align="center">0.01295</td>
<td align="center">0.01309</td>
<td align="center">58.01000</td>
<td align="center">2</td>
<td align="center">2</td>
Expand All @@ -64,7 +64,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">sequence_csr_write</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/lib_adapter/test_csr_sw_access.py#L154">sequence_csr_write</a></td>
<td align="center">0.02159</td>
<td align="center">0.02177</td>
<td align="center">100.01000</td>
<td align="center">2</td>
<td align="center">2</td>
Expand Down
2 changes: 1 addition & 1 deletion sim-results/descriptor_rx.html
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@

<center>
<link rel='stylesheet' type='text/css' href='main.css'><link rel='stylesheet' type='text/css' href='cov.css'><h1>Simulation Results</h1>
<h2>Run on 02/25/25/34/2025 09:34</h2>
<h2>Run on 02/25/25/10/2025 14:10</h2>
<h3>Test Results</h3>
<table class="dv">
<thead>
Expand Down
2 changes: 1 addition & 1 deletion sim-results/descriptor_tx.html
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@

<center>
<link rel='stylesheet' type='text/css' href='main.css'><link rel='stylesheet' type='text/css' href='cov.css'><h1>Simulation Results</h1>
<h2>Run on 02/25/25/34/2025 09:34</h2>
<h2>Run on 02/25/25/10/2025 14:10</h2>
<h3>Test Results</h3>
<table class="dv">
<thead>
Expand Down
4 changes: 2 additions & 2 deletions sim-results/drivers.html
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@

<center>
<link rel='stylesheet' type='text/css' href='main.css'><link rel='stylesheet' type='text/css' href='cov.css'><h1>Simulation Results</h1>
<h2>Run on 02/25/25/34/2025 09:34</h2>
<h2>Run on 02/25/25/10/2025 14:10</h2>
<h3>Test Results</h3>
<table class="dv">
<thead>
Expand All @@ -19,7 +19,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">test_drivers</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/i3c_phy_io/test_drivers.py#L44">drivers</a></td>
<td align="center">0.00710</td>
<td align="center">0.00713</td>
<td align="center">590.00100</td>
<td align="center">1</td>
<td align="center">1</td>
Expand Down
14 changes: 7 additions & 7 deletions sim-results/edge_detector.html
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@

<center>
<link rel='stylesheet' type='text/css' href='main.css'><link rel='stylesheet' type='text/css' href='cov.css'><h1>Simulation Results</h1>
<h2>Run on 02/25/25/34/2025 09:34</h2>
<h2>Run on 02/25/25/10/2025 14:10</h2>
<h3>Test Results</h3>
<table class="dv">
<thead>
Expand All @@ -19,7 +19,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">pretrigger_with_delay</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/ctrl_edge_detector/test_edge_detector.py#L49">pretrigger_with_delay</a></td>
<td align="center">0.00255</td>
<td align="center">0.00270</td>
<td align="center">32.01000</td>
<td align="center">1</td>
<td align="center">1</td>
Expand All @@ -28,7 +28,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">posttrigger_with_delay</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/ctrl_edge_detector/test_edge_detector.py#L72">posttrigger_with_delay</a></td>
<td align="center">0.00168</td>
<td align="center">0.00173</td>
<td align="center">32.01000</td>
<td align="center">1</td>
<td align="center">1</td>
Expand All @@ -37,7 +37,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">trigger_with_delay</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/ctrl_edge_detector/test_edge_detector.py#L97">trigger_with_delay</a></td>
<td align="center">0.00165</td>
<td align="center">0.00170</td>
<td align="center">32.01000</td>
<td align="center">1</td>
<td align="center">1</td>
Expand All @@ -46,7 +46,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">pretrigger_no_delay</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/ctrl_edge_detector/test_edge_detector.py#L121">pretrigger_no_delay</a></td>
<td align="center">0.00154</td>
<td align="center">0.00157</td>
<td align="center">30.01000</td>
<td align="center">1</td>
<td align="center">1</td>
Expand All @@ -55,7 +55,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">posttrigger_no_delay</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/ctrl_edge_detector/test_edge_detector.py#L144">posttrigger_no_delay</a></td>
<td align="center">0.00151</td>
<td align="center">0.00158</td>
<td align="center">30.01000</td>
<td align="center">1</td>
<td align="center">1</td>
Expand All @@ -64,7 +64,7 @@ <h3>Test Results</h3>
<tr>
<td align="center">trigger_no_delay</td>
<td align="left"><a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/block/ctrl_edge_detector/test_edge_detector.py#L170">trigger_no_delay</a></td>
<td align="center">0.00141</td>
<td align="center">0.00155</td>
<td align="center">28.01000</td>
<td align="center">1</td>
<td align="center">1</td>
Expand Down
2 changes: 1 addition & 1 deletion sim-results/flow_standby_i3c.html
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@

<center>
<link rel='stylesheet' type='text/css' href='main.css'><link rel='stylesheet' type='text/css' href='cov.css'><h1>Simulation Results</h1>
<h2>Run on 02/25/25/34/2025 09:34</h2>
<h2>Run on 02/25/25/10/2025 14:10</h2>
<h3>Test Results</h3>
<table class="dv">
<thead>
Expand Down
Loading

0 comments on commit aac403f

Please sign in to comment.