-
Notifications
You must be signed in to change notification settings - Fork 332
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
riscv-dv breaks with riscv64-unknown-elf-gcc version tags 2023.04.18 and up #964
Comments
I looked further into the problem and have found out that the riscv64-unknown-elf-gcc -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles riscv_arithmetic_basic_test_0.S -I/dv/user_extension -T/dv/scripts/link.ld -o riscv_arithmetic_basic_test_0.o -march=rv32izicsr -mabi=ilp32 the compilation works and |
Seems like |
After loads of compiling and testing different tags of the riscv-gnu-toolchain, tags |
Hi @5hayanB, Could you figure out which version is working or why it was not working? |
@Sai-Manish, I was able to find that the tags |
I am using the following command to generate arithmetic tests for
rv32i
targetpython3 run.py --target rv32i -o $HOME/temporary/riscv-dv -tn riscv_arithmetic_basic_test -i 10 -si pyflow --iss spike -v
However, I am receiving assembler errors at the compilation step
I verified the
.S
files generated bydv
and indeed that is the case. I tried emptyingimplemented_csr
inpygen/pygen_src/target/rv32i/riscv_core_setting.py
but to no avail. Do I need to specifyrv32iZicsr
to--target
?The text was updated successfully, but these errors were encountered: