Skip to content

Commit 4b33216

Browse files
authored
Merge pull request #3637 from ksungkeun84/master
Add IO Connections for Custom User Field in TL Channels within Xbar
2 parents f50b0db + afe77ac commit 4b33216

File tree

2 files changed

+6
-6
lines changed

2 files changed

+6
-6
lines changed

Diff for: src/main/scala/devices/tilelink/PhysicalFilter.scala

+2-2
Original file line numberDiff line numberDiff line change
@@ -240,7 +240,7 @@ class PhysicalFilter(params: PhysicalFilterParams)(implicit p: Parameters) exten
240240

241241
// Frame an appropriate deny message
242242
val denyValid = RegInit(false.B)
243-
val deny = Reg(in.d.bits)
243+
val deny = Reg(chiselTypeOf(in.d.bits))
244244
val d_opcode = TLMessages.adResponse(in.a.bits.opcode)
245245
val d_grant = edgeIn.manager.anySupportAcquireB.B && deny.opcode === TLMessages.Grant
246246
when (in.a.valid && !allow && deny_ready && a_first) {
@@ -262,7 +262,7 @@ class PhysicalFilter(params: PhysicalFilterParams)(implicit p: Parameters) exten
262262
}
263263
}
264264

265-
val out_d = Wire(in.d.bits)
265+
val out_d = Wire(chiselTypeOf(in.d.bits))
266266
out_d := out.d.bits
267267

268268
// Deny can have unconditional priority, because the only out.d message possible is

Diff for: src/main/scala/tilelink/Xbar.scala

+4-4
Original file line numberDiff line numberDiff line change
@@ -161,8 +161,8 @@ object TLXbar
161161
val r = inputIdRanges(i)
162162

163163
if (connectAIO(i).exists(x=>x)) {
164-
in(i).a.squeezeAll.waiveAll :<>= io_in(i).a.squeezeAll.waiveAll
165164
in(i).a.bits.user := DontCare
165+
in(i).a.squeezeAll.waiveAll :<>= io_in(i).a.squeezeAll.waiveAll
166166
in(i).a.bits.source := io_in(i).a.bits.source | r.start.U
167167
} else {
168168
in(i).a := DontCare
@@ -182,8 +182,8 @@ object TLXbar
182182
}
183183

184184
if (connectCIO(i).exists(x=>x)) {
185-
in(i).c.squeezeAll.waiveAll :<>= io_in(i).c.squeezeAll.waiveAll
186185
in(i).c.bits.user := DontCare
186+
in(i).c.squeezeAll.waiveAll :<>= io_in(i).c.squeezeAll.waiveAll
187187
in(i).c.bits.source := io_in(i).c.bits.source | r.start.U
188188
} else {
189189
in(i).c := DontCare
@@ -218,8 +218,8 @@ object TLXbar
218218
val r = outputIdRanges(o)
219219

220220
if (connectAOI(o).exists(x=>x)) {
221-
io_out(o).a.squeezeAll.waiveAll :<>= out(o).a.squeezeAll.waiveAll
222221
out(o).a.bits.user := DontCare
222+
io_out(o).a.squeezeAll.waiveAll :<>= out(o).a.squeezeAll.waiveAll
223223
} else {
224224
out(o).a := DontCare
225225
io_out(o).a := DontCare
@@ -237,8 +237,8 @@ object TLXbar
237237
}
238238

239239
if (connectCOI(o).exists(x=>x)) {
240-
io_out(o).c.squeezeAll.waiveAll :<>= out(o).c.squeezeAll.waiveAll
241240
out(o).c.bits.user := DontCare
241+
io_out(o).c.squeezeAll.waiveAll :<>= out(o).c.squeezeAll.waiveAll
242242
} else {
243243
out(o).c := DontCare
244244
io_out(o).c := DontCare

0 commit comments

Comments
 (0)