Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update master with dev #3710

Merged
merged 17 commits into from
Jan 30, 2025
Merged

Update master with dev #3710

merged 17 commits into from
Jan 30, 2025

Conversation

jerryz123
Copy link
Contributor

Related issue:

Type of change: bug report | feature request | other enhancement

Impact: no functional change | API addition (no impact on existing code) | API modification

Development Phase: proposal | implementation

Release Notes

PhilippKaesgen and others added 17 commits August 21, 2024 12:51
increase depth of SimpleHellaCacheIFReplayQ #3653
Co-processor reqs will generally be post-commit, from older instructions.
Prioritizing these requests avoids deadlock cases.
Prioritize coprocessor FPU reqs over core FPU reqs
Non-V will not have misa.V set, but should still execute V
Support non-V, but with-vector implementations
vsets should trap when mstatus.VS is off
Support either rational direction for rocket rational CDCs
Fix: c.addi4spn with imm=0 and rd'!=0 should be reserved
VectorDecoder in FPU may need to check v_sew'
@jerryz123 jerryz123 closed this Jan 30, 2025
@jerryz123 jerryz123 reopened this Jan 30, 2025
@jerryz123 jerryz123 merged commit f517abb into master Jan 30, 2025
55 of 80 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

5 participants