Skip to content

Commit 2d98100

Browse files
Update readme.md
1 parent 5988b4b commit 2d98100

File tree

1 file changed

+102
-1
lines changed

1 file changed

+102
-1
lines changed

Digital Logic/readme.md

Lines changed: 102 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1 +1,102 @@
1-
# Books for Digital Logic and Electronics
1+
## 📚 Books To Read
2+
3+
| Sr. No. | Book |Link |
4+
|-----| --------| -----|
5+
| 01. | []() | [📖]()
6+
| 02. | []() | [📖]()
7+
| 03. | []() | [📖]()
8+
| 04. | | [📖]()
9+
| 05. | | [📖]()
10+
11+
12+
## 🔥Digital Logic Topics To Know
13+
14+
15+
### Fundamentals of Digital Logic
16+
17+
- Basic Logic Gates(AND, OR, NOT, NAND, NOR, XOR, XNOR)
18+
- Boolean Algebra
19+
20+
### Combinational Logic Circuits
21+
- Basic Combinational Circuits
22+
- Adders (half adder, full adder)
23+
- Subtractors (half subtractor, full subtractor)
24+
- Multiplexers (MUX) and demultiplexers (DEMUX)
25+
- Encoders and decoders
26+
- Arithmetic Circuits
27+
- Binary addition and subtraction
28+
- Binary multiplication and division
29+
- Carry-lookahead adders and parallel adders
30+
- Comparators
31+
- Magnitude comparators
32+
- Equality and inequality comparators
33+
- Code Converters
34+
- Binary to Gray code, Gray code to Binary
35+
- BCD (Binary-Coded Decimal) to Binary, Binary to BCD
36+
37+
### Sequential Logic Circuits
38+
- Latches and Flip-Flops
39+
- Counters
40+
- Shift Registers
41+
- Finite State Machines (FSM)
42+
43+
### Memory and Storage
44+
- Memory Elements
45+
- ROM (Read-Only Memory)
46+
- RAM (Random Access Memory): Static RAM (SRAM), Dynamic RAM (DRAM)
47+
- PROM, EPROM, EEPROM, Flash memory
48+
- Memory Organization
49+
- Memory addressing and mapping
50+
- Memory hierarchy and cache memory
51+
- Associative memory and content-addressable memory (CAM)
52+
53+
### Digital Design Principles
54+
- Design Techniques
55+
- Design for Testability
56+
57+
### Synchronous and Asynchronous Design
58+
- Synchronous Design
59+
- Clocking strategies
60+
- Setup time, hold time, and clock skew
61+
- Asynchronous Design
62+
- Asynchronous state machines
63+
- Hazards and metastability
64+
- Handshaking and synchronization
65+
66+
### Programmable Logic Devices
67+
- PLDs, CPLDs, and FPGAs
68+
- HDLs for Digital Design
69+
- VHDL (VHSIC Hardware Description Language)
70+
- Verilog HDL
71+
- Designing, simulating, and synthesizing digital circuits using HDLs
72+
73+
### Advanced Topics
74+
75+
- Arithmetic Logic Units (ALU)
76+
- Digital Signal Processing (DSP)
77+
- Basics of DSP and its applications
78+
- FIR and IIR filters
79+
- Fast Fourier Transform (FFT)
80+
- System-on-Chip (SoC) Design
81+
- Integration of processors, memory, and peripherals
82+
- On-chip communication protocols (AMBA, AXI, etc.)
83+
- Low-Power Design Techniques
84+
- Power dissipation in digital circuits
85+
- Techniques for reducing power consumption
86+
- Dynamic voltage and frequency scaling (DVFS)
87+
88+
### Practical Experience and Skills
89+
90+
- Logic Circuit Simulation
91+
- Simulation tools (e.g., Logisim, Proteus)
92+
- Simulating and testing digital circuits
93+
- Hardware Description Languages (HDLs)
94+
- Writing and debugging VHDL and Verilog code
95+
- Synthesis and implementation of digital designs
96+
- FPGA Development
97+
- FPGA development boards and tools (e.g., Xilinx Vivado, Altera Quartus)
98+
- Implementing and testing designs on FPGAs
99+
100+
### Hands-on Projects
101+
- Designing a simple CPU or microcontroller
102+
- Developing and optimizing digital circuits for specific applications

0 commit comments

Comments
 (0)