Skip to content

Commit 6b0450c

Browse files
committed
fix nix errors when running make harden
1 parent 0429c23 commit 6b0450c

File tree

18 files changed

+944
-944
lines changed

18 files changed

+944
-944
lines changed

flake.nix

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
11
{
22
inputs = {
33
openlane = {
4-
url = github:efabless/openlane2/dev;
4+
url = github:efabless/openlane2/main;
55
};
66
};
77

gds/user_project_wrapper.gds.gz

-38 Bytes
Binary file not shown.

mag/user_project_wrapper.mag.gz

2 Bytes
Binary file not shown.

openlane/user_project_wrapper/base.sdc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@
44
### Note:
55
# - IO ports are assumed to be asynchronous. If they're synchronous to the clock, update the variable IO_SYNC to 1.
66
# As well, update in_ext_delay and out_ext_delay with the required I/O external delays.
7-
7+
set ::env(IO_SYNC) 0
88
#------------------------------------------#
99
# Pre-defined Constraints
1010
#------------------------------------------#

openlane/user_project_wrapper/signoff.sdc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@
44
### Note:
55
# - IO ports are assumed to be asynchronous. If they're synchronous to the clock, update the variable IO_SYNC to 1.
66
# As well, update in_ext_delay and out_ext_delay with the required I/O external delays.
7-
7+
set ::env(IO_SYNC) 0
88
#------------------------------------------#
99
# Pre-defined Constraints
1010
#------------------------------------------#

signoff/user_project_wrapper/openlane-signoff/netgen-lvs.log

Lines changed: 9 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -2,15 +2,15 @@ Netgen 1.5.278 compiled on Sun Sep 29 13:29:03 UTC 2024
22
Warning: netgen command 'format' use fully-qualified name '::netgen::format'
33
Warning: netgen command 'global' use fully-qualified name '::netgen::global'
44
Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match.
5-
Reading SPICE netlist file '/home/passant/OpenLane/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice'...
5+
Reading SPICE netlist file '/home/passant/efabless/frigate-upw-example/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice'...
66
Call to undefined subcircuit sky130_fd_pr__pfet_01v8_hvt
77
Creating placeholder cell definition.
88
Call to undefined subcircuit sky130_fd_pr__nfet_01v8
99
Creating placeholder cell definition.
10-
Reading SPICE netlist file '/home/passant/OpenLane/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_12.spice'...
11-
Reading SPICE netlist file '/home/passant/OpenLane/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_4.spice'...
12-
Reading SPICE netlist file '/home/passant/OpenLane/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_8.spice'...
13-
Reading SPICE netlist file '/home/passant/OpenLane/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice'...
10+
Reading SPICE netlist file '/home/passant/efabless/frigate-upw-example/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_12.spice'...
11+
Reading SPICE netlist file '/home/passant/efabless/frigate-upw-example/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_4.spice'...
12+
Reading SPICE netlist file '/home/passant/efabless/frigate-upw-example/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_8.spice'...
13+
Reading SPICE netlist file '/home/passant/efabless/frigate-upw-example/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice'...
1414
Call to undefined subcircuit sky130_fd_pr__res_generic_po
1515
Creating placeholder cell definition.
1616
Call to undefined subcircuit sky130_fd_pr__special_nfet_01v8
@@ -169,7 +169,7 @@ Note: Implicit pin X in instance clkload0 of sky130_fd_sc_hd__clkbuf_4 in cell
169169
Treating empty subcircuits as black-box cells
170170
Generating JSON file result
171171

172-
Reading setup file /nix/store/1713bzlk8w8z17prigcs0xh0ha523ii5-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/netgen/setup.tcl
172+
Reading setup file /nix/store/393ivdn5b9n9m0bz60b04g6zf9xjvajd-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/netgen/setup.tcl
173173

174174
Model sky130_fd_pr__res_generic_po pin 1 == 2
175175
No property value found for device sky130_fd_pr__res_generic_po
@@ -228,8 +228,8 @@ No property perim found for device sky130_fd_pr__special_pfet_01v8_hvt
228228
No property topography found for device sky130_fd_pr__special_pfet_01v8_hvt
229229
No property value found for device sky130_fd_pr__diode_pw2nd_05v5
230230
No property mult found for device sky130_fd_pr__diode_pw2nd_05v5
231-
Comparison output logged to file /home/passant/efabless/frigate-upw-example/openlane/user_project_wrapper/runs/const/68-netgen-lvs/reports/lvs.netgen.rpt
232-
Logging to file "/home/passant/efabless/frigate-upw-example/openlane/user_project_wrapper/runs/const/68-netgen-lvs/reports/lvs.netgen.rpt" enabled
231+
Comparison output logged to file /home/passant/efabless/frigate-upw-example/openlane/user_project_wrapper/runs/25_02_10_21_31/68-netgen-lvs/reports/lvs.netgen.rpt
232+
Logging to file "/home/passant/efabless/frigate-upw-example/openlane/user_project_wrapper/runs/25_02_10_21_31/68-netgen-lvs/reports/lvs.netgen.rpt" enabled
233233

234234
Contents of circuit 1: Circuit: 'sky130_fd_sc_hd__decap_6'
235235
Circuit sky130_fd_sc_hd__decap_6 contains 0 device instances.
@@ -638,5 +638,5 @@ Circuit 1 contains 586 nets, Circuit 2 contains 586 nets.
638638
Final result:
639639
Circuits match uniquely.
640640
.
641-
Logging to file "/home/passant/efabless/frigate-upw-example/openlane/user_project_wrapper/runs/const/68-netgen-lvs/reports/lvs.netgen.rpt" disabled
641+
Logging to file "/home/passant/efabless/frigate-upw-example/openlane/user_project_wrapper/runs/25_02_10_21_31/68-netgen-lvs/reports/lvs.netgen.rpt" disabled
642642
LVS Done.

0 commit comments

Comments
 (0)