We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 8d0109e commit 73f972cCopy full SHA for 73f972c
CHANGELOG.md
@@ -12,6 +12,7 @@ and this project adheres to [Semantic Versioning](https://semver.org/spec/v2.0.0
12
13
### Fixed
14
- Return an error if GET request fails (#471)
15
+- Fix RISC-V install fail (#480)
16
17
### Changed
18
src/toolchain/rust.rs
@@ -373,7 +373,9 @@ impl Installable for RiscVTarget {
373
"rust-src",
374
"--target",
375
"riscv32imc-unknown-none-elf",
376
+ "--target",
377
"riscv32imac-unknown-none-elf",
378
379
"riscv32imafc-unknown-none-elf",
380
])
381
.stdout(Stdio::null())
0 commit comments