Skip to content
View islameehassan's full-sized avatar

Block or report islameehassan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Typy Typy Public

    A game that calculates your typing speed with some additional features to leverage the experience

    C++ 3

  2. Pipelined-RISC-V-Processor Pipelined-RISC-V-Processor Public

    A fully pipelined risc-v processor implemented in verilog and tested on an FPGA board

    Verilog 1 2

  3. listeners listeners Public

    Forked from GyulyVGC/listeners

    Get processes listening on a TCP port in a cross-platform way

    Rust 1

  4. SearchEngine SearchEngine Public

    A C++ implementation of a search engine

    C++

  5. Boolean-Functions-Simplifier Boolean-Functions-Simplifier Public

    Forked from GehadSalemFekry/Boolean-Functions-Simplifier

    Implementing the Quine–McCluskey algorithm for simplifying boolean login functions.

    C++

  6. Digtal-Clock-Alarm Digtal-Clock-Alarm Public

    Forked from GehadSalemFekry/Digtal-Clock-Alarm

    A Digital Clock/Alarm System implemented using Verilog. The project was created using Vivado software and implemented on the Basys 3 FPGA board. This project was created for the Digital Desgin I Co…

    Verilog