You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardexpand all lines: docs/source/devices/ni_daqs.rst
+49
Original file line number
Diff line number
Diff line change
@@ -105,6 +105,55 @@ Note that the counter connection is specified using the logical label `'ctr0'`.
105
105
The physical wiring for this configuration would have port0/line0 wired directly to PFI9, with PFI1 being sent to the master pseudoclock retriggering system in case of timeout.
106
106
If timeouts are not expected/represent experiment failure, this physical connection can be omitted.
107
107
108
+
In addition to their external ports, some types of NI DAQ modules (PXI, PXIe, CompactDAQ) feature internal ports, known as "terminals" in NI terminology.
109
+
Terminals include most clocks and triggers in a module, as well as the external PFIN connections.
110
+
The buffered and static digital IO connections are not terminals.
111
+
Connections between terminals can be used for sharing clocks or triggers between modules in the same chassis (note: if sufficient clocklines and external inputs are available, it is likely preferable to simply use a unique clockline for each card).
112
+
Within labscript, there are two methods for accessing this functionality.
113
+
For sharing the clock input signal to other cards, the `clock_mirror_terminal` argument in the constructor can be specified. For example, in a system with two PXI-6733 analog cards in a PXI chassis (which supports 8 internal triggers, named `PXI_TrigN`), the connection table entries are
114
+
115
+
.. code-block:: python
116
+
117
+
NI_PXI_6733(name='dev_1',
118
+
...,
119
+
clock_terminal='/Dev1/PFI0',
120
+
clock_mirror_terminal='/Dev1/PXI_Trig0',
121
+
MAX_name='Dev1')
122
+
123
+
NI_PXI_6733(name='dev_2',
124
+
...,
125
+
clock_terminal='/Dev2/PXI_Trig0',
126
+
MAX_name='Dev2')
127
+
128
+
However, some NI DAQ modules can not be clocked from certain terminal.
129
+
To determine this, consult the `Device Routes` tab in NI MAX.
130
+
If there is not a `Direct Route` or `Indirect Route` between the clock source and clock destination, the best option is to choose a different `clock_mirror_terminal` if possible.
131
+
For some combinations of modules, there will be no pair of triggers linked to all the cards.
132
+
To handle this situation, two triggers can be linked using the `connected_terminals` argument.
133
+
This argument takes a list of tuples of terminal names, and connects the first terminal to the second terminal.
134
+
For example, to share the clock in the previous with an additional PXIe-6535 digital card (which can not use `PXI_Trig0` as a clock), the connection table entries are
In addition to clocking, the `connected_terminals` argument can be used to link output terminals on an NI DAQ module to shared triggers, then link those shared triggers to input terminals of another NI DAQ module in the same chassis.
0 commit comments