@@ -339,7 +339,8 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
339
339
OT_EG_SOC_GPIO_SYSBUS_IRQ (4 , PLIC , 5 ),
340
340
OT_EG_SOC_GPIO_SYSBUS_IRQ (5 , PLIC , 6 ),
341
341
OT_EG_SOC_GPIO_SYSBUS_IRQ (6 , PLIC , 7 ),
342
- OT_EG_SOC_GPIO_SYSBUS_IRQ (7 , PLIC , 8 )
342
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (7 , PLIC , 8 ),
343
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (8 , PLIC , 9 )
343
344
),
344
345
.prop = IBEXDEVICEPROPDEFS (
345
346
IBEX_DEV_UINT_PROP ("pclk" , OT_EG_PERIPHERAL_CLK_HZ )
@@ -353,14 +354,15 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
353
354
{ .base = 0x40010000u }
354
355
),
355
356
.gpio = IBEXGPIOCONNDEFS (
356
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 9 ),
357
357
OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 10 ),
358
358
OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 11 ),
359
359
OT_EG_SOC_GPIO_SYSBUS_IRQ (3 , PLIC , 12 ),
360
360
OT_EG_SOC_GPIO_SYSBUS_IRQ (4 , PLIC , 13 ),
361
361
OT_EG_SOC_GPIO_SYSBUS_IRQ (5 , PLIC , 14 ),
362
362
OT_EG_SOC_GPIO_SYSBUS_IRQ (6 , PLIC , 15 ),
363
- OT_EG_SOC_GPIO_SYSBUS_IRQ (7 , PLIC , 16 )
363
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (7 , PLIC , 16 ),
364
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (8 , PLIC , 17 ),
365
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (9 , PLIC , 18 )
364
366
),
365
367
.prop = IBEXDEVICEPROPDEFS (
366
368
IBEX_DEV_UINT_PROP ("pclk" , OT_EG_PERIPHERAL_CLK_HZ )
@@ -374,14 +376,15 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
374
376
{ .base = 0x40020000u }
375
377
),
376
378
.gpio = IBEXGPIOCONNDEFS (
377
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 17 ),
378
- OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 18 ),
379
- OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 19 ),
380
- OT_EG_SOC_GPIO_SYSBUS_IRQ (3 , PLIC , 20 ),
381
- OT_EG_SOC_GPIO_SYSBUS_IRQ (4 , PLIC , 21 ),
382
- OT_EG_SOC_GPIO_SYSBUS_IRQ (5 , PLIC , 22 ),
383
- OT_EG_SOC_GPIO_SYSBUS_IRQ (6 , PLIC , 23 ),
384
- OT_EG_SOC_GPIO_SYSBUS_IRQ (7 , PLIC , 24 )
379
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 19 ),
380
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 20 ),
381
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (3 , PLIC , 21 ),
382
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (4 , PLIC , 22 ),
383
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (5 , PLIC , 23 ),
384
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (6 , PLIC , 24 ),
385
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (7 , PLIC , 25 ),
386
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (8 , PLIC , 26 ),
387
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (9 , PLIC , 27 )
385
388
),
386
389
.prop = IBEXDEVICEPROPDEFS (
387
390
IBEX_DEV_UINT_PROP ("pclk" , OT_EG_PERIPHERAL_CLK_HZ )
@@ -395,14 +398,15 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
395
398
{ .base = 0x40030000u }
396
399
),
397
400
.gpio = IBEXGPIOCONNDEFS (
398
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 25 ),
399
- OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 26 ),
400
- OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 27 ),
401
- OT_EG_SOC_GPIO_SYSBUS_IRQ (3 , PLIC , 28 ),
402
- OT_EG_SOC_GPIO_SYSBUS_IRQ (4 , PLIC , 29 ),
403
- OT_EG_SOC_GPIO_SYSBUS_IRQ (5 , PLIC , 30 ),
404
- OT_EG_SOC_GPIO_SYSBUS_IRQ (6 , PLIC , 31 ),
405
- OT_EG_SOC_GPIO_SYSBUS_IRQ (7 , PLIC , 32 )
401
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 28 ),
402
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 29 ),
403
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (3 , PLIC , 30 ),
404
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (4 , PLIC , 31 ),
405
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (5 , PLIC , 32 ),
406
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (6 , PLIC , 33 ),
407
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (7 , PLIC , 34 ),
408
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (8 , PLIC , 35 ),
409
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (9 , PLIC , 36 )
406
410
),
407
411
.prop = IBEXDEVICEPROPDEFS (
408
412
IBEX_DEV_UINT_PROP ("pclk" , OT_EG_PERIPHERAL_CLK_HZ )
@@ -414,38 +418,38 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
414
418
{ .base = 0x40040000u }
415
419
),
416
420
.gpio = IBEXGPIOCONNDEFS (
417
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 33 ),
418
- OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 34 ),
419
- OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 35 ),
420
- OT_EG_SOC_GPIO_SYSBUS_IRQ (3 , PLIC , 36 ),
421
- OT_EG_SOC_GPIO_SYSBUS_IRQ (4 , PLIC , 37 ),
422
- OT_EG_SOC_GPIO_SYSBUS_IRQ (5 , PLIC , 38 ),
423
- OT_EG_SOC_GPIO_SYSBUS_IRQ (6 , PLIC , 49 ),
424
- OT_EG_SOC_GPIO_SYSBUS_IRQ (7 , PLIC , 40 ),
425
- OT_EG_SOC_GPIO_SYSBUS_IRQ (8 , PLIC , 41 ),
426
- OT_EG_SOC_GPIO_SYSBUS_IRQ (9 , PLIC , 42 ),
427
- OT_EG_SOC_GPIO_SYSBUS_IRQ (10 , PLIC , 43 ),
428
- OT_EG_SOC_GPIO_SYSBUS_IRQ (11 , PLIC , 44 ),
429
- OT_EG_SOC_GPIO_SYSBUS_IRQ (12 , PLIC , 45 ),
430
- OT_EG_SOC_GPIO_SYSBUS_IRQ (13 , PLIC , 46 ),
431
- OT_EG_SOC_GPIO_SYSBUS_IRQ (14 , PLIC , 47 ),
432
- OT_EG_SOC_GPIO_SYSBUS_IRQ (15 , PLIC , 48 ),
433
- OT_EG_SOC_GPIO_SYSBUS_IRQ (16 , PLIC , 59 ),
434
- OT_EG_SOC_GPIO_SYSBUS_IRQ (17 , PLIC , 50 ),
435
- OT_EG_SOC_GPIO_SYSBUS_IRQ (18 , PLIC , 51 ),
436
- OT_EG_SOC_GPIO_SYSBUS_IRQ (19 , PLIC , 52 ),
437
- OT_EG_SOC_GPIO_SYSBUS_IRQ (20 , PLIC , 53 ),
438
- OT_EG_SOC_GPIO_SYSBUS_IRQ (21 , PLIC , 54 ),
439
- OT_EG_SOC_GPIO_SYSBUS_IRQ (22 , PLIC , 55 ),
440
- OT_EG_SOC_GPIO_SYSBUS_IRQ (23 , PLIC , 56 ),
441
- OT_EG_SOC_GPIO_SYSBUS_IRQ (24 , PLIC , 57 ),
442
- OT_EG_SOC_GPIO_SYSBUS_IRQ (25 , PLIC , 58 ),
443
- OT_EG_SOC_GPIO_SYSBUS_IRQ (26 , PLIC , 69 ),
444
- OT_EG_SOC_GPIO_SYSBUS_IRQ (27 , PLIC , 60 ),
445
- OT_EG_SOC_GPIO_SYSBUS_IRQ (28 , PLIC , 61 ),
446
- OT_EG_SOC_GPIO_SYSBUS_IRQ (29 , PLIC , 62 ),
447
- OT_EG_SOC_GPIO_SYSBUS_IRQ (30 , PLIC , 63 ),
448
- OT_EG_SOC_GPIO_SYSBUS_IRQ (31 , PLIC , 64 )
421
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 37 ),
422
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 38 ),
423
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 49 ),
424
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (3 , PLIC , 40 ),
425
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (4 , PLIC , 41 ),
426
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (5 , PLIC , 42 ),
427
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (6 , PLIC , 43 ),
428
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (7 , PLIC , 44 ),
429
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (8 , PLIC , 45 ),
430
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (9 , PLIC , 46 ),
431
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (10 , PLIC , 47 ),
432
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (11 , PLIC , 48 ),
433
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (12 , PLIC , 59 ),
434
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (13 , PLIC , 50 ),
435
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (14 , PLIC , 51 ),
436
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (15 , PLIC , 52 ),
437
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (16 , PLIC , 53 ),
438
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (17 , PLIC , 54 ),
439
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (18 , PLIC , 55 ),
440
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (19 , PLIC , 56 ),
441
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (20 , PLIC , 57 ),
442
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (21 , PLIC , 58 ),
443
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (22 , PLIC , 69 ),
444
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (23 , PLIC , 60 ),
445
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (24 , PLIC , 61 ),
446
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (25 , PLIC , 62 ),
447
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (26 , PLIC , 63 ),
448
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (27 , PLIC , 64 ),
449
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (28 , PLIC , 65 ),
450
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (29 , PLIC , 66 ),
451
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (30 , PLIC , 67 ),
452
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (31 , PLIC , 68 )
449
453
)
450
454
},
451
455
[OT_EG_SOC_DEV_SPI_DEVICE ] = {
@@ -455,18 +459,14 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
455
459
{ .base = 0x40050000u }
456
460
),
457
461
.gpio = IBEXGPIOCONNDEFS (
458
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 65 ),
459
- OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 66 ),
460
- OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 67 ),
461
- OT_EG_SOC_GPIO_SYSBUS_IRQ (3 , PLIC , 68 ),
462
- OT_EG_SOC_GPIO_SYSBUS_IRQ (4 , PLIC , 69 ),
463
- OT_EG_SOC_GPIO_SYSBUS_IRQ (5 , PLIC , 70 ),
464
- OT_EG_SOC_GPIO_SYSBUS_IRQ (6 , PLIC , 71 ),
465
- OT_EG_SOC_GPIO_SYSBUS_IRQ (7 , PLIC , 72 ),
466
- OT_EG_SOC_GPIO_SYSBUS_IRQ (8 , PLIC , 73 ),
467
- OT_EG_SOC_GPIO_SYSBUS_IRQ (9 , PLIC , 74 ),
468
- OT_EG_SOC_GPIO_SYSBUS_IRQ (10 , PLIC , 75 ),
469
- OT_EG_SOC_GPIO_SYSBUS_IRQ (11 , PLIC , 76 )
462
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 69 ),
463
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 70 ),
464
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 71 ),
465
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (3 , PLIC , 72 ),
466
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (4 , PLIC , 73 ),
467
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (5 , PLIC , 74 ),
468
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (6 , PLIC , 75 ),
469
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (7 , PLIC , 76 )
470
470
),
471
471
.prop = IBEXDEVICEPROPDEFS (
472
472
IBEX_DEV_BOOL_PROP ("dpsram" , true)
@@ -614,9 +614,9 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
614
614
),
615
615
.gpio = IBEXGPIOCONNDEFS (
616
616
OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 127 ),
617
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 128 ),
618
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 129 ),
619
- OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 130 )
617
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 128 ),
618
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 129 ),
619
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (3 , PLIC , 130 )
620
620
),
621
621
.link = IBEXDEVICELINKDEFS (
622
622
OT_EG_SOC_DEVLINK ("edn" , EDN0 )
@@ -672,7 +672,7 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
672
672
{ .base = 0x40400000u }
673
673
),
674
674
.gpio = IBEXGPIOCONNDEFS (
675
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 152 ),
675
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 153 ),
676
676
/* loopback signal since Earlgrey OTP signal are not supported yet*/
677
677
OT_EG_SOC_SIGNAL (OT_PWRMGR_OTP_REQ , 0 , PWRMGR ,
678
678
OT_PWRMGR_OTP_RSP , 0 ),
@@ -749,8 +749,8 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
749
749
{ .base = 0x40470000u }
750
750
),
751
751
.gpio = IBEXGPIOCONNDEFS (
752
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 155 ),
753
- OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 156 ),
752
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 156 ),
753
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 157 ),
754
754
OT_EG_SOC_SIGNAL (OT_AON_TIMER_WKUP , 0 , PWRMGR , \
755
755
OT_PWRMGR_WKUP , OT_PWRMGR_WAKEUP_AON_TIMER ),
756
756
OT_EG_SOC_SIGNAL (OT_AON_TIMER_BITE , 0 , PWRMGR , \
@@ -795,12 +795,12 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
795
795
{ .base = 0x20000000u }
796
796
),
797
797
.gpio = IBEXGPIOCONNDEFS (
798
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 159 ),
799
- OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 160 ),
798
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 160 ),
800
799
OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 161 ),
801
- OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 162 ),
802
- OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 163 ),
803
- OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 164 )
800
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 162 ),
801
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (3 , PLIC , 163 ),
802
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (4 , PLIC , 164 ),
803
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (5 , PLIC , 165 )
804
804
),
805
805
},
806
806
[OT_EG_SOC_DEV_AES ] = {
@@ -824,9 +824,9 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
824
824
{ .base = 0x41110000u }
825
825
),
826
826
.gpio = IBEXGPIOCONNDEFS (
827
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 165 ),
828
- OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 166 ),
829
- OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 167 ),
827
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 166 ),
828
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 167 ),
829
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 168 ),
830
830
OT_EG_SOC_CLKMGR_HINT (OT_CLKMGR_HINT_HMAC )
831
831
),
832
832
},
@@ -836,9 +836,9 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
836
836
{ .base = 0x41120000u }
837
837
),
838
838
.gpio = IBEXGPIOCONNDEFS (
839
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 168 ),
840
- OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 169 ),
841
- OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 170 )
839
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 169 ),
840
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 170 ),
841
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 171 )
842
842
),
843
843
.link = IBEXDEVICELINKDEFS (
844
844
OT_EG_SOC_DEVLINK ("edn" , EDN0 )
@@ -854,7 +854,7 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
854
854
{ .base = 0x41130000u }
855
855
),
856
856
.gpio = IBEXGPIOCONNDEFS (
857
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 171 ),
857
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 172 ),
858
858
OT_EG_SOC_CLKMGR_HINT (OT_CLKMGR_HINT_OTBN )
859
859
),
860
860
.link = IBEXDEVICELINKDEFS (
@@ -884,10 +884,10 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
884
884
{ .base = 0x41150000u }
885
885
),
886
886
.gpio = IBEXGPIOCONNDEFS (
887
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 173 ),
888
- OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 174 ),
889
- OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 175 ),
890
- OT_EG_SOC_GPIO_SYSBUS_IRQ (3 , PLIC , 176 )
887
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 174 ),
888
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 175 ),
889
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 176 ),
890
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (3 , PLIC , 177 )
891
891
),
892
892
.link = IBEXDEVICELINKDEFS (
893
893
OT_EG_SOC_DEVLINK ("random_src" , ENTROPY_SRC ),
@@ -900,10 +900,10 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
900
900
{ .base = 0x41160000u }
901
901
),
902
902
.gpio = IBEXGPIOCONNDEFS (
903
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 177 ),
904
- OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 178 ),
905
- OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 179 ),
906
- OT_EG_SOC_GPIO_SYSBUS_IRQ (3 , PLIC , 180 )
903
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 178 ),
904
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 179 ),
905
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (2 , PLIC , 180 ),
906
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (3 , PLIC , 181 )
907
907
),
908
908
.link = IBEXDEVICELINKDEFS (
909
909
OT_EG_SOC_DEVLINK ("ast" , AST ),
@@ -916,8 +916,8 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
916
916
{ .base = 0x41170000u }
917
917
),
918
918
.gpio = IBEXGPIOCONNDEFS (
919
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 181 ),
920
- OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 182 )
919
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 182 ),
920
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 183 )
921
921
),
922
922
.link = IBEXDEVICELINKDEFS (
923
923
OT_EG_SOC_DEVLINK ("csrng" , CSRNG )
@@ -932,8 +932,8 @@ static const IbexDeviceDef ot_eg_soc_devices[] = {
932
932
{ .base = 0x41180000u }
933
933
),
934
934
.gpio = IBEXGPIOCONNDEFS (
935
- OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 183 ),
936
- OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 184 )
935
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (0 , PLIC , 184 ),
936
+ OT_EG_SOC_GPIO_SYSBUS_IRQ (1 , PLIC , 185 )
937
937
),
938
938
.link = IBEXDEVICELINKDEFS (
939
939
OT_EG_SOC_DEVLINK ("csrng" , CSRNG )
0 commit comments