Skip to content

Commit be0abad

Browse files
committed
Format
1 parent bf9aee0 commit be0abad

8 files changed

+18
-10
lines changed

lib/membrane/core/element.ex

+2-1
Original file line numberDiff line numberDiff line change
@@ -23,7 +23,8 @@ defmodule Membrane.Core.Element do
2323

2424
alias Membrane.Core.Element.{
2525
BufferController,
26-
DemandController, AutoFlowController,
26+
DemandController,
27+
AutoFlowController,
2728
EffectiveFlowController,
2829
EventController,
2930
ManualFlowController,

lib/membrane/core/element/action_handler.ex

+1-1
Original file line numberDiff line numberDiff line change
@@ -23,7 +23,7 @@ defmodule Membrane.Core.Element.ActionHandler do
2323

2424
alias Membrane.Core.Element.{
2525
AutoFlowController,
26-
DemandController, AutoFlowController,
26+
DemandController,
2727
State,
2828
StreamFormatController,
2929
ManualFlowController

lib/membrane/core/element/buffer_controller.ex

+2-1
Original file line numberDiff line numberDiff line change
@@ -13,7 +13,8 @@ defmodule Membrane.Core.Element.BufferController do
1313
ActionHandler,
1414
AutoFlowController,
1515
CallbackContext,
16-
DemandController, AutoFlowController,
16+
DemandController,
17+
AutoFlowController,
1718
EventController,
1819
InputQueue,
1920
ManualFlowController,

lib/membrane/core/element/demand_controller.ex

-2
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,6 @@ defmodule Membrane.Core.Element.DemandController do
1010
alias Membrane.Core.CallbackHandler
1111
alias Membrane.Core.Element.CallbackContext
1212

13-
1413
alias Membrane.Core.Element.{
1514
ActionHandler,
1615
AtomicDemand,
@@ -117,7 +116,6 @@ defmodule Membrane.Core.Element.DemandController do
117116
})
118117
end
119118

120-
121119
@spec exec_handle_demand(Pad.ref(), State.t()) :: State.t()
122120
def exec_handle_demand(pad_ref, state) do
123121
with {:ok, pad_data} <- PadModel.get_data(state, pad_ref),

lib/membrane/core/element/event_controller.ex

+2-1
Original file line numberDiff line numberDiff line change
@@ -12,7 +12,8 @@ defmodule Membrane.Core.Element.EventController do
1212
alias Membrane.Core.Element.{
1313
ActionHandler,
1414
CallbackContext,
15-
DemandController, AutoFlowController,
15+
DemandController,
16+
AutoFlowController,
1617
InputQueue,
1718
ManualFlowController,
1819
AutoFlowController,

lib/membrane/core/element/manual_flow_controller.ex

+7-2
Original file line numberDiff line numberDiff line change
@@ -9,7 +9,8 @@ defmodule Membrane.Core.Element.ManualFlowController do
99
ActionHandler,
1010
BufferController,
1111
CallbackContext,
12-
DemandController, AutoFlowController,
12+
DemandController,
13+
AutoFlowController,
1314
EventController,
1415
InputQueue,
1516
State,
@@ -101,7 +102,11 @@ defmodule Membrane.Core.Element.ManualFlowController do
101102
%State{state | delay_demands?: false}
102103
end
103104

104-
@spec update_demand(Pad.ref(), non_neg_integer() | (non_neg_integer() -> non_neg_integer()), State.t()) :: State.t()
105+
@spec update_demand(
106+
Pad.ref(),
107+
non_neg_integer() | (non_neg_integer() -> non_neg_integer()),
108+
State.t()
109+
) :: State.t()
105110
def update_demand(pad_ref, size, state) when is_integer(size) do
106111
PadModel.set_data!(state, pad_ref, :manual_demand_size, size)
107112
end

lib/membrane/core/element/pad_controller.ex

+2-1
Original file line numberDiff line numberDiff line change
@@ -11,7 +11,8 @@ defmodule Membrane.Core.Element.PadController do
1111
AtomicDemand,
1212
AutoFlowController,
1313
CallbackContext,
14-
DemandController, AutoFlowController,
14+
DemandController,
15+
AutoFlowController,
1516
EffectiveFlowController,
1617
EventController,
1718
InputQueue,

lib/membrane/core/element/stream_format_controller.ex

+2-1
Original file line numberDiff line numberDiff line change
@@ -12,7 +12,8 @@ defmodule Membrane.Core.Element.StreamFormatController do
1212
alias Membrane.Core.Element.{
1313
ActionHandler,
1414
CallbackContext,
15-
DemandController, AutoFlowController,
15+
DemandController,
16+
AutoFlowController,
1617
InputQueue,
1718
PlaybackQueue,
1819
State

0 commit comments

Comments
 (0)