Skip to content

Commit 8ecb9e6

Browse files
author
Viviane Potocnik
committed
[CI] Move FA tests to FDIV suite
1 parent e86d6dc commit 8ecb9e6

File tree

1 file changed

+5
-5
lines changed

1 file changed

+5
-5
lines changed

.gitlab-ci.yml

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -105,11 +105,6 @@ snitch-cluster-vsim:
105105
# Run additional, more extensive tests
106106
- cd sw/apps/blas/gemm/test
107107
- ./run.py runs.yaml --cfg $PWD/cfg/* --simulator vsim -j
108-
- cd ../../../dnn/flashattention_2/test
109-
# FP8 FA-2 tests are failing with precision mismatch
110-
# due to operand ordering
111-
- ./run.py runs.yaml --cfg $PWD/cfg/fp32* --simulator vsim -j
112-
- ./run.py runs.yaml --cfg $PWD/cfg/fp16* --simulator vsim -j
113108

114109
# Banshee
115110
snitch-cluster-banshee:
@@ -134,6 +129,11 @@ snitch-cluster-fdiv-vsim:
134129
- make CFG_OVERRIDE=cfg/fdiv.hjson sw
135130
- make bin/snitch_cluster.vsim
136131
- ./util/run.py sw/fdiv.yaml --simulator vsim -j --run-dir runs/vsim
132+
- cd sw/apps/dnn/flashattention_2/test
133+
# FP8 FA-2 tests are failing with precision mismatch
134+
# due to operand ordering
135+
- ./run.py runs.yaml --cfg $PWD/cfg/fp32* --simulator vsim -j
136+
- ./run.py runs.yaml --cfg $PWD/cfg/fp16* --simulator vsim -j
137137

138138
# Test OmegaNet TCDM interconnect
139139
snitch-cluster-omega-vsim:

0 commit comments

Comments
 (0)