@@ -330,8 +330,10 @@ void bn_relu(const float *pBuffer, const uint16_t dim_x, const uint16_t dim_y,
330
330
ssr_i [0 ], ssr_i [1 ], ssr_i [2 ], ssr_i [3 ]);
331
331
snrt_ssr_repeat (SNRT_SSR_DM1 , 1 ); // Disable repeat from conv2d
332
332
333
- snrt_ssr_read (SNRT_SSR_DM0 , SNRT_SSR_4D , (volatile void * )& pBuffer [compute_id * 2 ]);
334
- snrt_ssr_write (SNRT_SSR_DM1 , SNRT_SSR_4D , (volatile void * )& pBuffer [compute_id * 2 ]);
333
+ snrt_ssr_read (SNRT_SSR_DM0 , SNRT_SSR_4D ,
334
+ (volatile void * )& pBuffer [compute_id * 2 ]);
335
+ snrt_ssr_write (SNRT_SSR_DM1 , SNRT_SSR_4D ,
336
+ (volatile void * )& pBuffer [compute_id * 2 ]);
335
337
336
338
// Regular path with max unrolling is only done if dim_y
337
339
// is at least n_unroll
@@ -413,9 +415,11 @@ void bn_relu(const float *pBuffer, const uint16_t dim_x, const uint16_t dim_y,
413
415
uint32_t h_cleanup_index = dim_y - cleanup_unroll ;
414
416
415
417
snrt_ssr_read (SNRT_SSR_DM0 , SNRT_SSR_4D ,
416
- (volatile void * )& pBuffer [h_cleanup_index * h_stride + compute_id * 2 ]);
418
+ (volatile void * )& pBuffer [h_cleanup_index * h_stride +
419
+ compute_id * 2 ]);
417
420
snrt_ssr_write (SNRT_SSR_DM1 , SNRT_SSR_4D ,
418
- (volatile void * )& pBuffer [h_cleanup_index * h_stride + compute_id * 2 ]);
421
+ (volatile void * )& pBuffer [h_cleanup_index * h_stride +
422
+ compute_id * 2 ]);
419
423
420
424
for (uint32_t co = compute_id ; co < ch / 2 ; co += compute_num ) {
421
425
volatile register v2s current_lambda = ((v2s * )lambda )[co ];
0 commit comments