Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Adjust author of this document and add contributor list #327

Merged
merged 1 commit into from
May 10, 2024
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
13 changes: 2 additions & 11 deletions doc/header.adoc
Original file line number Diff line number Diff line change
@@ -1,7 +1,5 @@
= RISC-V Vector C Intrinsic Specification Document
Authors: Author 1, Author 2
:docgroup: RISC-V Vector C Intrinsic Task Group
:description: RISC-V Vector C Intrinsic Specification Document
RISC-V Vector C Intrinsic Task Group
:company: RISC-V.org
:revinfo:
:url-riscv: http://riscv.org
Expand Down Expand Up @@ -40,14 +38,7 @@ it is accepted as a standard. Implementations based on this draft
may not conform to the future standard.
====

[preface]
== Copyright and license information
This specification is licensed under the Creative Commons
Attribution 4.0 International License (CC-BY 4.0). The full
license text is available at
https://creativecommons.org/licenses/by/4.0/.

Copyright 2023 by RISC-V International.
include::preface.adoc[]

include::rvv-intrinsic-spec.adoc[]

Expand Down
30 changes: 30 additions & 0 deletions doc/preface.adoc
Original file line number Diff line number Diff line change
@@ -0,0 +1,30 @@
[preface]
== Copyright and license information
This specification is licensed under the Creative Commons
Attribution 4.0 International License (CC-BY 4.0). The full
license text is available at
https://creativecommons.org/licenses/by/4.0/.

Copyright 2023 by RISC-V International.

[preface]
== Contributors

This RISC-V specification has been contributed to directly or indirectly by (in alphabetical order):

[%hardbreaks]

Contributors to all versions of the spec in alphabetical order:

Brandon Wu,
Camel Coder,
Craig Topper,
Eop Chen,
HanKuan Chen,
HsiangKai Wang,
Jerry Zhang Jian,
Kito Cheng,
Nick Knight,
Roger Ferrer Ibanez,
Yi-Hsiu Hsu,
Zakk Chen
Loading