Skip to content

making c.addi16sp/c.addi4spn more consistent with the RISC-V arch spec #1199

making c.addi16sp/c.addi4spn more consistent with the RISC-V arch spec

making c.addi16sp/c.addi4spn more consistent with the RISC-V arch spec #1199

Triggered via pull request March 10, 2025 16:10
Status Success
Total duration 17s
Artifacts

pre-commit.yml

on: pull_request
pre-commit
7s
pre-commit
Fit to window
Zoom out
Zoom in

Annotations

1 warning
pre-commit
The `python-version` input is not set. The version of Python currently in `PATH` will be used.