Merge pull request #21 from ved-rivos/main

update version and state
riscv · Oct 17, 2023 · 3330f14 · 3330f14
2 parents 810f0ee + d68ca39
commit 3330f14
Show file tree

Hide file tree

Showing 2 changed files with 5 additions and 5 deletions.
diff --git a/Makefile b/Makefile
@@ -13,8 +13,8 @@
 # the Doc Template for RISC-V Extensions.
 
 DATE ?= $(shell date +%Y-%m-%d)
-VERSION ?= v0.0.0
-REVMARK ?= Draft
+VERSION ?= v0.9.0
+REVMARK ?= Stable
 DOCKER_RUN := docker run --rm -v ${PWD}:/build -w /build \
 riscvintl/riscv-docs-base-container-image:latest
 

diff --git a/header.adoc b/header.adoc
@@ -1,8 +1,8 @@
 [[header]]
 :description: Byte and Halfword Atomic Memory Operations (Zabha)
 :company: RISC-V.org
-:revdate: 6/2023
-:revnumber: 1.0-rc2
+:revdate: 10/2023
+:revnumber: 0.9
 :revremark: This document is in stable state. See http://riscv.org/spec-state for details.
 :url-riscv: http://riscv.org
 :doctype: book
@@ -40,7 +40,7 @@ endif::[]
 
 // Preamble
 [WARNING]
-.This document is in the link:http://riscv.org/spec-state[Development state]
+.This document is in the link:http://riscv.org/spec-state[Stable state]
 ====
 Assume anything could still change, but limited change should be expected.
 This draft specification will change before being accepted as standard, so