From 04ef1bdb19f1663294760d5ab504ae1f9617ab91 Mon Sep 17 00:00:00 2001 From: James Barford-Evans Date: Wed, 18 Dec 2024 15:42:53 +0000 Subject: [PATCH] PR feedback & pipeline --- Cargo.toml | 9 +- .../core_arch/src/aarch64/neon/generated.rs | 2 +- .../src/arm_shared/neon/generated.rs | 109 +- crates/core_arch/src/arm_shared/neon/mod.rs | 73 +- .../Cargo.toml | 5 +- .../spec/neon/aarch64.spec.yml | 2 +- .../spec/neon/arm_shared.spec.yml | 30 +- .../src/assert_instr.rs | 0 .../src/context.rs | 0 .../src/expression.rs | 0 .../src/fn_suffix.rs | 0 .../src/input.rs | 0 .../src/intrinsic.rs | 0 .../src/load_store_tests.rs | 0 .../src/main.rs | 0 .../src/matching.rs | 0 .../src/predicate_forms.rs | 0 .../src/typekinds.rs | 0 .../src/wildcards.rs | 0 .../src/wildstring.rs | 0 crates/stdarch-verify/src/lib.rs | 88 +- crates/stdarch-verify/tests/arm.rs | 172 +- intrinsics_data/arm_intrinsics.json | 190680 +-------------- 23 files changed, 137 insertions(+), 191033 deletions(-) rename crates/{stdarch-gen2 => stdarch-gen-arm}/Cargo.toml (79%) rename crates/{stdarch-gen2 => stdarch-gen-arm}/spec/neon/aarch64.spec.yml (99%) rename crates/{stdarch-gen2 => stdarch-gen-arm}/spec/neon/arm_shared.spec.yml (99%) rename crates/{stdarch-gen2 => stdarch-gen-arm}/src/assert_instr.rs (100%) rename crates/{stdarch-gen2 => stdarch-gen-arm}/src/context.rs (100%) rename crates/{stdarch-gen2 => stdarch-gen-arm}/src/expression.rs (100%) rename crates/{stdarch-gen2 => stdarch-gen-arm}/src/fn_suffix.rs (100%) rename crates/{stdarch-gen2 => stdarch-gen-arm}/src/input.rs (100%) rename crates/{stdarch-gen2 => stdarch-gen-arm}/src/intrinsic.rs (100%) rename crates/{stdarch-gen2 => stdarch-gen-arm}/src/load_store_tests.rs (100%) rename crates/{stdarch-gen2 => stdarch-gen-arm}/src/main.rs (100%) rename crates/{stdarch-gen2 => stdarch-gen-arm}/src/matching.rs (100%) rename crates/{stdarch-gen2 => stdarch-gen-arm}/src/predicate_forms.rs (100%) rename crates/{stdarch-gen2 => stdarch-gen-arm}/src/typekinds.rs (100%) rename crates/{stdarch-gen2 => stdarch-gen-arm}/src/wildcards.rs (100%) rename crates/{stdarch-gen2 => stdarch-gen-arm}/src/wildstring.rs (100%) diff --git a/Cargo.toml b/Cargo.toml index d4864a24c4..0db26f31a2 100644 --- a/Cargo.toml +++ b/Cargo.toml @@ -2,14 +2,7 @@ resolver = "1" members = [ "crates/*", - "examples" - "crates/stdarch-verify", - "crates/core_arch", - "crates/std_detect", - "crates/stdarch-gen-loongarch", - "crates/stdarch-gen2", - "crates/intrinsic-test", - "examples/" + "examples", ] exclude = [ "crates/wasm-assert-instr-tests" diff --git a/crates/core_arch/src/aarch64/neon/generated.rs b/crates/core_arch/src/aarch64/neon/generated.rs index 08f7aecdb6..cedc0c458b 100644 --- a/crates/core_arch/src/aarch64/neon/generated.rs +++ b/crates/core_arch/src/aarch64/neon/generated.rs @@ -7953,7 +7953,7 @@ pub unsafe fn vcvts_n_f32_u32(a: u32) -> f32 { #[rustc_legacy_const_generics(1)] #[stable(feature = "neon_intrinsics", since = "1.59.0")] pub unsafe fn vcvtd_n_f64_u64(a: u64) -> f64 { - static_assert!(N >= 1 && N <= 32); + static_assert!(N >= 1 && N <= 64); extern "unadjusted" { #[cfg_attr( any(target_arch = "aarch64", target_arch = "arm64ec"), diff --git a/crates/core_arch/src/arm_shared/neon/generated.rs b/crates/core_arch/src/arm_shared/neon/generated.rs index e89067142b..09be5282e9 100644 --- a/crates/core_arch/src/arm_shared/neon/generated.rs +++ b/crates/core_arch/src/arm_shared/neon/generated.rs @@ -15227,7 +15227,7 @@ pub unsafe fn vld4_lane_f32(a: *const f32, b: float32x2x4_t) -> size: i32, ) -> float32x2x4_t; } - vld4_lane_f32(a as _, b.0, b.1, b.2, b.3, LANE, 4) + _vld4_lane_f32(a as _, b.0, b.1, b.2, b.3, LANE, 4) } #[doc = "Load multiple 4-element structures to four registers"] @@ -15254,7 +15254,7 @@ pub unsafe fn vld4q_lane_f32(a: *const f32, b: float32x4x4_t) - size: i32, ) -> float32x4x4_t; } - vld4q_lane_f32(a as _, b.0, b.1, b.2, b.3, LANE, 4) + _vld4q_lane_f32(a as _, b.0, b.1, b.2, b.3, LANE, 4) } #[doc = "Load multiple 4-element structures to four registers"] @@ -15281,7 +15281,7 @@ pub unsafe fn vld4_lane_s8(a: *const i8, b: int8x8x4_t) -> int8 size: i32, ) -> int8x8x4_t; } - vld4_lane_s8(a as _, b.0, b.1, b.2, b.3, LANE, 1) + _vld4_lane_s8(a as _, b.0, b.1, b.2, b.3, LANE, 1) } #[doc = "Load multiple 4-element structures to four registers"] @@ -15308,7 +15308,7 @@ pub unsafe fn vld4_lane_s16(a: *const i16, b: int16x4x4_t) -> i size: i32, ) -> int16x4x4_t; } - vld4_lane_s16(a as _, b.0, b.1, b.2, b.3, LANE, 2) + _vld4_lane_s16(a as _, b.0, b.1, b.2, b.3, LANE, 2) } #[doc = "Load multiple 4-element structures to four registers"] @@ -15335,7 +15335,7 @@ pub unsafe fn vld4q_lane_s16(a: *const i16, b: int16x8x4_t) -> size: i32, ) -> int16x8x4_t; } - vld4q_lane_s16(a as _, b.0, b.1, b.2, b.3, LANE, 2) + _vld4q_lane_s16(a as _, b.0, b.1, b.2, b.3, LANE, 2) } #[doc = "Load multiple 4-element structures to four registers"] @@ -15362,7 +15362,7 @@ pub unsafe fn vld4_lane_s32(a: *const i32, b: int32x2x4_t) -> i size: i32, ) -> int32x2x4_t; } - vld4_lane_s32(a as _, b.0, b.1, b.2, b.3, LANE, 4) + _vld4_lane_s32(a as _, b.0, b.1, b.2, b.3, LANE, 4) } #[doc = "Load multiple 4-element structures to four registers"] @@ -15389,7 +15389,7 @@ pub unsafe fn vld4q_lane_s32(a: *const i32, b: int32x4x4_t) -> size: i32, ) -> int32x4x4_t; } - vld4q_lane_s32(a as _, b.0, b.1, b.2, b.3, LANE, 4) + _vld4q_lane_s32(a as _, b.0, b.1, b.2, b.3, LANE, 4) } #[doc = "Load multiple 4-element structures to four registers"] @@ -25928,7 +25928,7 @@ pub unsafe fn vqrshrn_n_s32(a: int32x4_t) -> int16x4_t { } _vqrshrn_n_s32( a, - const { int16x8_t([-N as i32, -N as i32, -N as i32, -N as i32]) }, + const { int32x4_t([-N as i32, -N as i32, -N as i32, -N as i32]) }, ) } @@ -25948,7 +25948,7 @@ pub unsafe fn vqrshrn_n_s64(a: int64x2_t) -> int32x2_t { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vqrshiftns.v2i32")] fn _vqrshrn_n_s64(a: int64x2_t, n: int64x2_t) -> int32x2_t; } - _vqrshrn_n_s64(a, const { int16x8_t([-N as i64, -N as i64]) }) + _vqrshrn_n_s64(a, const { int64x2_t([-N as i64, -N as i64]) }) } #[doc = "Signed saturating rounded shift right narrow"] @@ -26033,15 +26033,17 @@ pub unsafe fn vqrshrn_n_u16(a: uint16x8_t) -> uint8x8_t { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vqrshiftnu.v8i8")] fn _vqrshrn_n_u16(a: int16x8_t, n: int16x8_t) -> int8x8_t; } - _vqrshrnq_n_u16( + _vqrshrn_n_u16( a.as_signed(), const { uint16x8_t([ -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, ]) - }, + } + .as_signed(), ) + .as_unsigned() } #[doc = "Unsigned signed saturating rounded shift right narrow"] @@ -26060,10 +26062,11 @@ pub unsafe fn vqrshrn_n_u32(a: uint32x4_t) -> uint16x4_t { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vqrshiftnu.v4i16")] fn _vqrshrn_n_u32(a: int32x4_t, n: int32x4_t) -> int16x4_t; } - _vqrshrnq_n_u32( + _vqrshrn_n_u32( a.as_signed(), - const { uint32x4_t([-N as u32, -N as u32, -N as u32, -N as u32]) }, + const { uint32x4_t([-N as u32, -N as u32, -N as u32, -N as u32]) }.as_signed(), ) + .as_unsigned() } #[doc = "Unsigned signed saturating rounded shift right narrow"] @@ -26082,7 +26085,11 @@ pub unsafe fn vqrshrn_n_u64(a: uint64x2_t) -> uint32x2_t { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vqrshiftnu.v2i32")] fn _vqrshrn_n_u64(a: int64x2_t, n: int64x2_t) -> int32x2_t; } - _vqrshrnq_n_u64(a.as_signed(), const { uint64x2_t([-N as u64, -N as u64]) }) + _vqrshrn_n_u64( + a.as_signed(), + const { uint64x2_t([-N as u64, -N as u64]) }.as_signed(), + ) + .as_unsigned() } #[doc = "Unsigned signed saturating rounded shift right narrow"] @@ -26162,14 +26169,7 @@ pub unsafe fn vqrshrn_n_u64(a: uint64x2_t) -> uint32x2_t { #[rustc_legacy_const_generics(1)] #[unstable(feature = "stdarch_arm_neon_intrinsics", issue = "111800")] pub unsafe fn vqrshrun_n_s16(a: int16x8_t) -> uint8x8_t { - static_assert!( - const { - int16x8_t([ - -N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16, - -N as i16, - ]) - } - ); + static_assert!(N >= 1 && N <= 8); extern "unadjusted" { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vqrshiftnsu.v8i8")] fn _vqrshrun_n_s16(a: int16x8_t, n: int16x8_t) -> int8x8_t; @@ -26197,7 +26197,7 @@ pub unsafe fn vqrshrun_n_s16(a: int16x8_t) -> uint8x8_t { #[rustc_legacy_const_generics(1)] #[unstable(feature = "stdarch_arm_neon_intrinsics", issue = "111800")] pub unsafe fn vqrshrun_n_s32(a: int32x4_t) -> uint16x4_t { - static_assert!(const { int32x4_t([-N as i32, -N as i32, -N as i32, -N as i32]) }); + static_assert!(N >= 1 && N <= 16); extern "unadjusted" { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vqrshiftnsu.v4i16")] fn _vqrshrun_n_s32(a: int32x4_t, n: int32x4_t) -> int16x4_t; @@ -26220,7 +26220,7 @@ pub unsafe fn vqrshrun_n_s32(a: int32x4_t) -> uint16x4_t { #[rustc_legacy_const_generics(1)] #[unstable(feature = "stdarch_arm_neon_intrinsics", issue = "111800")] pub unsafe fn vqrshrun_n_s64(a: int64x2_t) -> uint32x2_t { - static_assert!(const { int64x2_t([-N as i64, -N as i64]) }); + static_assert!(N >= 1 && N <= 32); extern "unadjusted" { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vqrshiftnsu.v2i32")] fn _vqrshrun_n_s64(a: int64x2_t, n: int64x2_t) -> int32x2_t; @@ -27773,7 +27773,8 @@ pub unsafe fn vqshrn_n_u16(a: uint16x8_t) -> uint8x8_t { -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, ]) - }, + } + .as_signed(), ) .as_unsigned() } @@ -27796,7 +27797,7 @@ pub unsafe fn vqshrn_n_u32(a: uint32x4_t) -> uint16x4_t { } _vqshrn_n_u32( a.as_signed(), - const { uint32x4_t([-N as u32, -N as u32, -N as u32, -N as u32]) }, + const { uint32x4_t([-N as u32, -N as u32, -N as u32, -N as u32]) }.as_signed(), ) .as_unsigned() } @@ -27817,7 +27818,11 @@ pub unsafe fn vqshrn_n_u64(a: uint64x2_t) -> uint32x2_t { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vqshiftnu.v2i32")] fn _vqshrn_n_u64(a: int64x2_t, n: int64x2_t) -> int32x2_t; } - _vqshrn_n_u64(a.as_signed(), const { uint64x2_t([-N as u64, -N as u64]) }).as_unsigned() + _vqshrn_n_u64( + a.as_signed(), + const { uint64x2_t([-N as u64, -N as u64]) }.as_signed(), + ) + .as_unsigned() } #[doc = "Unsigned saturating shift right narrow"] @@ -27902,7 +27907,7 @@ pub unsafe fn vqshrun_n_s16(a: int16x8_t) -> uint8x8_t { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vqshiftnsu.v8i8")] fn _vqshrun_n_s16(a: int16x8_t, n: int16x8_t) -> int8x8_t; } - _vqshrun_n_u8( + _vqshrun_n_s16( a, const { int16x8_t([ @@ -27911,6 +27916,7 @@ pub unsafe fn vqshrun_n_s16(a: int16x8_t) -> uint8x8_t { ]) }, ) + .as_unsigned() } #[doc = "Signed saturating shift right unsigned narrow"] @@ -27929,10 +27935,11 @@ pub unsafe fn vqshrun_n_s32(a: int32x4_t) -> uint16x4_t { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vqshiftnsu.v4i16")] fn _vqshrun_n_s32(a: int32x4_t, n: int32x4_t) -> int16x4_t; } - _vqshrun_n_u16( + _vqshrun_n_s32( a, const { int32x4_t([-N as i32, -N as i32, -N as i32, -N as i32]) }, ) + .as_unsigned() } #[doc = "Signed saturating shift right unsigned narrow"] @@ -27951,7 +27958,7 @@ pub unsafe fn vqshrun_n_s64(a: int64x2_t) -> uint32x2_t { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vqshiftnsu.v2i32")] fn _vqshrun_n_s64(a: int64x2_t, n: int64x2_t) -> int32x2_t; } - _vqshrun_n_u32(a, const { int64x2_t([-N as i64, -N as i64]) }) + _vqshrun_n_s64(a, const { int64x2_t([-N as i64, -N as i64]) }).as_unsigned() } #[doc = "Signed saturating shift right unsigned narrow"] @@ -43688,7 +43695,7 @@ pub unsafe fn vst2_lane_f32(a: *mut f32, b: float32x2x2_t) { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vst2lane.p0i8.v2f32")] fn _vst2_lane_f32(ptr: *mut i8, a: float32x2_t, b: float32x2_t, n: i32, size: i32); } - _vst2_f32(a as _, b.0, b.1, LANE, 4) + _vst2_lane_f32(a as _, b.0, b.1, LANE, 4) } #[doc = "Store multiple 2-element structures from two registers"] @@ -43707,7 +43714,7 @@ pub unsafe fn vst2q_lane_f32(a: *mut f32, b: float32x4x2_t) { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vst2lane.p0i8.v4f32")] fn _vst2q_lane_f32(ptr: *mut i8, a: float32x4_t, b: float32x4_t, n: i32, size: i32); } - _vst2q_f32(a as _, b.0, b.1, LANE, 4) + _vst2q_lane_f32(a as _, b.0, b.1, LANE, 4) } #[doc = "Store multiple 2-element structures from two registers"] @@ -43726,7 +43733,7 @@ pub unsafe fn vst2_lane_s8(a: *mut i8, b: int8x8x2_t) { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vst2lane.p0i8.v8i8")] fn _vst2_lane_s8(ptr: *mut i8, a: int8x8_t, b: int8x8_t, n: i32, size: i32); } - _vst2_s8(a as _, b.0, b.1, LANE, 1) + _vst2_lane_s8(a as _, b.0, b.1, LANE, 1) } #[doc = "Store multiple 2-element structures from two registers"] @@ -43745,7 +43752,7 @@ pub unsafe fn vst2_lane_s16(a: *mut i16, b: int16x4x2_t) { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vst2lane.p0i8.v4i16")] fn _vst2_lane_s16(ptr: *mut i8, a: int16x4_t, b: int16x4_t, n: i32, size: i32); } - _vst2_s16(a as _, b.0, b.1, LANE, 2) + _vst2_lane_s16(a as _, b.0, b.1, LANE, 2) } #[doc = "Store multiple 2-element structures from two registers"] @@ -43764,7 +43771,7 @@ pub unsafe fn vst2q_lane_s16(a: *mut i16, b: int16x8x2_t) { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vst2lane.p0i8.v8i16")] fn _vst2q_lane_s16(ptr: *mut i8, a: int16x8_t, b: int16x8_t, n: i32, size: i32); } - _vst2q_s16(a as _, b.0, b.1, LANE, 2) + _vst2q_lane_s16(a as _, b.0, b.1, LANE, 2) } #[doc = "Store multiple 2-element structures from two registers"] @@ -43783,7 +43790,7 @@ pub unsafe fn vst2_lane_s32(a: *mut i32, b: int32x2x2_t) { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vst2lane.p0i8.v2i32")] fn _vst2_lane_s32(ptr: *mut i8, a: int32x2_t, b: int32x2_t, n: i32, size: i32); } - _vst2_s32(a as _, b.0, b.1, LANE, 4) + _vst2_lane_s32(a as _, b.0, b.1, LANE, 4) } #[doc = "Store multiple 2-element structures from two registers"] @@ -43802,7 +43809,7 @@ pub unsafe fn vst2q_lane_s32(a: *mut i32, b: int32x4x2_t) { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vst2lane.p0i8.v4i32")] fn _vst2q_lane_s32(ptr: *mut i8, a: int32x4_t, b: int32x4_t, n: i32, size: i32); } - _vst2q_s32(a as _, b.0, b.1, LANE, 4) + _vst2q_lane_s32(a as _, b.0, b.1, LANE, 4) } #[doc = "Store multiple 2-element structures from two registers"] @@ -44657,7 +44664,7 @@ pub unsafe fn vst3_lane_f32(a: *mut f32, b: float32x2x3_t) { size: i32, ); } - _vst3_f32(a as _, b.0, b.1, b.2, LANE, 4) + _vst3_lane_f32(a as _, b.0, b.1, b.2, LANE, 4) } #[doc = "Store multiple 3-element structures from three registers"] @@ -44683,7 +44690,7 @@ pub unsafe fn vst3q_lane_f32(a: *mut f32, b: float32x4x3_t) { size: i32, ); } - _vst3q_f32(a as _, b.0, b.1, b.2, LANE, 4) + _vst3q_lane_f32(a as _, b.0, b.1, b.2, LANE, 4) } #[doc = "Store multiple 3-element structures from three registers"] @@ -44702,7 +44709,7 @@ pub unsafe fn vst3_lane_s8(a: *mut i8, b: int8x8x3_t) { #[cfg_attr(target_arch = "arm", link_name = "llvm.arm.neon.vst3lane.p0i8.v8i8")] fn _vst3_lane_s8(ptr: *mut i8, a: int8x8_t, b: int8x8_t, c: int8x8_t, n: i32, size: i32); } - _vst3_s8(a as _, b.0, b.1, b.2, LANE, 1) + _vst3_lane_s8(a as _, b.0, b.1, b.2, LANE, 1) } #[doc = "Store multiple 3-element structures from three registers"] @@ -44728,7 +44735,7 @@ pub unsafe fn vst3_lane_s16(a: *mut i16, b: int16x4x3_t) { size: i32, ); } - _vst3_s16(a as _, b.0, b.1, b.2, LANE, 2) + _vst3_lane_s16(a as _, b.0, b.1, b.2, LANE, 2) } #[doc = "Store multiple 3-element structures from three registers"] @@ -44754,7 +44761,7 @@ pub unsafe fn vst3q_lane_s16(a: *mut i16, b: int16x8x3_t) { size: i32, ); } - _vst3q_s16(a as _, b.0, b.1, b.2, LANE, 2) + _vst3q_lane_s16(a as _, b.0, b.1, b.2, LANE, 2) } #[doc = "Store multiple 3-element structures from three registers"] @@ -44780,7 +44787,7 @@ pub unsafe fn vst3_lane_s32(a: *mut i32, b: int32x2x3_t) { size: i32, ); } - _vst3_s32(a as _, b.0, b.1, b.2, LANE, 4) + _vst3_lane_s32(a as _, b.0, b.1, b.2, LANE, 4) } #[doc = "Store multiple 3-element structures from three registers"] @@ -44806,7 +44813,7 @@ pub unsafe fn vst3q_lane_s32(a: *mut i32, b: int32x4x3_t) { size: i32, ); } - _vst3q_s32(a as _, b.0, b.1, b.2, LANE, 4) + _vst3q_lane_s32(a as _, b.0, b.1, b.2, LANE, 4) } #[doc = "Store multiple 3-element structures from three registers"] @@ -45865,7 +45872,7 @@ pub unsafe fn vst4_lane_f32(a: *mut f32, b: float32x2x4_t) { size: i32, ); } - _vst4_f32(a as _, b.0, b.1, b.2, b.3, LANE, 4) + _vst4_lane_f32(a as _, b.0, b.1, b.2, b.3, LANE, 4) } #[doc = "Store multiple 4-element structures from four registers"] @@ -45892,7 +45899,7 @@ pub unsafe fn vst4q_lane_f32(a: *mut f32, b: float32x4x4_t) { size: i32, ); } - _vst4q_f32(a as _, b.0, b.1, b.2, b.3, LANE, 4) + _vst4q_lane_f32(a as _, b.0, b.1, b.2, b.3, LANE, 4) } #[doc = "Store multiple 4-element structures from four registers"] @@ -45919,7 +45926,7 @@ pub unsafe fn vst4_lane_s8(a: *mut i8, b: int8x8x4_t) { size: i32, ); } - _vst4_s8(a as _, b.0, b.1, b.2, b.3, LANE, 1) + _vst4_lane_s8(a as _, b.0, b.1, b.2, b.3, LANE, 1) } #[doc = "Store multiple 4-element structures from four registers"] @@ -45946,7 +45953,7 @@ pub unsafe fn vst4_lane_s16(a: *mut i16, b: int16x4x4_t) { size: i32, ); } - _vst4_s16(a as _, b.0, b.1, b.2, b.3, LANE, 2) + _vst4_lane_s16(a as _, b.0, b.1, b.2, b.3, LANE, 2) } #[doc = "Store multiple 4-element structures from four registers"] @@ -45973,7 +45980,7 @@ pub unsafe fn vst4q_lane_s16(a: *mut i16, b: int16x8x4_t) { size: i32, ); } - _vst4q_s16(a as _, b.0, b.1, b.2, b.3, LANE, 2) + _vst4q_lane_s16(a as _, b.0, b.1, b.2, b.3, LANE, 2) } #[doc = "Store multiple 4-element structures from four registers"] @@ -46000,7 +46007,7 @@ pub unsafe fn vst4_lane_s32(a: *mut i32, b: int32x2x4_t) { size: i32, ); } - _vst4_s32(a as _, b.0, b.1, b.2, b.3, LANE, 4) + _vst4_lane_s32(a as _, b.0, b.1, b.2, b.3, LANE, 4) } #[doc = "Store multiple 4-element structures from four registers"] @@ -46027,7 +46034,7 @@ pub unsafe fn vst4q_lane_s32(a: *mut i32, b: int32x4x4_t) { size: i32, ); } - _vst4q_s32(a as _, b.0, b.1, b.2, b.3, LANE, 4) + _vst4q_lane_s32(a as _, b.0, b.1, b.2, b.3, LANE, 4) } #[doc = "Store multiple 4-element structures from four registers"] diff --git a/crates/core_arch/src/arm_shared/neon/mod.rs b/crates/core_arch/src/arm_shared/neon/mod.rs index 52707f527d..fe5f8361e0 100644 --- a/crates/core_arch/src/arm_shared/neon/mod.rs +++ b/crates/core_arch/src/arm_shared/neon/mod.rs @@ -11,89 +11,33 @@ use crate::{core_arch::simd::*, hint::unreachable_unchecked, intrinsics::simd::* #[cfg(test)] use stdarch_test::assert_instr; -#[unstable(feature = "stdarch_internal", issue = "none")] pub(crate) trait AsUnsigned { type Unsigned: ?Sized; - unsafe fn as_unsigned(self) -> Self::Unsigned; + fn as_unsigned(self) -> Self::Unsigned; } -#[unstable(feature = "stdarch_internal", issue = "none")] pub(crate) trait AsSigned { type Signed: ?Sized; - unsafe fn as_signed(self) -> Self::Signed; -} - -macro_rules! impl_sign_conversions { - ($(($signed:ty, $unsigned:ty))*) => ($( - #[cfg_attr( - not(target_arch = "arm"), - stable(feature = "neon_intrinsics", since = "1.59.0") - )] - #[cfg_attr( - target_arch = "arm", - unstable(feature = "stdarch_arm_neon_intrinsics", issue = "111800") - )] - impl AsUnsigned for $signed { - type Unsigned = $unsigned; - - #[inline] - unsafe fn as_unsigned(self) -> $unsigned { - crate::mem::transmute(self) - } - } - - #[cfg_attr( - not(target_arch = "arm"), - stable(feature = "neon_intrinsics", since = "1.59.0") - )] - #[cfg_attr( - target_arch = "arm", - unstable(feature = "stdarch_arm_neon_intrinsics", issue = "111800") - )] - impl AsSigned for $unsigned { - type Signed = $signed; - - #[inline] - unsafe fn as_signed(self) -> $signed { - crate::mem::transmute(self) - } - } - )*) + fn as_signed(self) -> Self::Signed; } macro_rules! impl_sign_conversions_neon { ($(($signed:ty, $unsigned:ty))*) => ($( - #[cfg_attr( - not(target_arch = "arm"), - stable(feature = "neon_intrinsics", since = "1.59.0") - )] - #[cfg_attr( - target_arch = "arm", - unstable(feature = "stdarch_arm_neon_intrinsics", issue = "111800") - )] impl AsUnsigned for $signed { type Unsigned = $unsigned; #[inline] - unsafe fn as_unsigned(self) -> $unsigned { - crate::mem::transmute(self) + fn as_unsigned(self) -> $unsigned { + unsafe { transmute(self) } } } - #[cfg_attr( - not(target_arch = "arm"), - stable(feature = "neon_intrinsics", since = "1.59.0") - )] - #[cfg_attr( - target_arch = "arm", - unstable(feature = "stdarch_arm_neon_intrinsics", issue = "111800") - )] impl AsSigned for $unsigned { type Signed = $signed; #[inline] - unsafe fn as_signed(self) -> $signed { - crate::mem::transmute(self) + fn as_signed(self) -> $signed { + unsafe { transmute(self) } } } )*) @@ -1121,7 +1065,7 @@ pub struct poly64x2x4_t( pub poly64x2_t, ); -impl_sign_conversions! { +impl_sign_conversions_neon! { (i8, u8) (i16, u16) (i32, u32) @@ -1150,9 +1094,6 @@ impl_sign_conversions! { (uint64x2_t, int64x2_t) (uint8x16_t, int8x16_t) (uint8x8_t, int8x8_t) -} - -impl_sign_conversions_neon! { (int16x4x2_t, uint16x4x2_t) (int16x4x3_t, uint16x4x3_t) (int16x4x4_t, uint16x4x4_t) diff --git a/crates/stdarch-gen2/Cargo.toml b/crates/stdarch-gen-arm/Cargo.toml similarity index 79% rename from crates/stdarch-gen2/Cargo.toml rename to crates/stdarch-gen-arm/Cargo.toml index c9a039ea6b..3cc4982549 100644 --- a/crates/stdarch-gen2/Cargo.toml +++ b/crates/stdarch-gen-arm/Cargo.toml @@ -1,10 +1,11 @@ [package] -name = "stdarch-gen2" +name = "stdarch-gen-arm" version = "0.1.0" authors = ["Luca Vizzarro ", "Jamie Cunliffe ", "Adam Gemmell "] + "Jacob Bramley ", + "James Barford-Evans "] license = "MIT OR Apache-2.0" edition = "2021" diff --git a/crates/stdarch-gen2/spec/neon/aarch64.spec.yml b/crates/stdarch-gen-arm/spec/neon/aarch64.spec.yml similarity index 99% rename from crates/stdarch-gen2/spec/neon/aarch64.spec.yml rename to crates/stdarch-gen-arm/spec/neon/aarch64.spec.yml index fd704c305e..6f622b18be 100644 --- a/crates/stdarch-gen2/spec/neon/aarch64.spec.yml +++ b/crates/stdarch-gen-arm/spec/neon/aarch64.spec.yml @@ -1089,7 +1089,7 @@ intrinsics: - ["u32", "f32", 's_n_f32_u32', 'N >= 1 && N <= 32'] - ["u64", "f64", 'd_n_f64_u64', 'N >= 1 && N <= 64'] compose: - - FnCall: [static_assert!, ['N >= 1 && N <= 32']] + - FnCall: [static_assert!, ["{type[3]}"]] - LLVMLink: name: "vcvt{type[2]}" arguments: diff --git a/crates/stdarch-gen2/spec/neon/arm_shared.spec.yml b/crates/stdarch-gen-arm/spec/neon/arm_shared.spec.yml similarity index 99% rename from crates/stdarch-gen2/spec/neon/arm_shared.spec.yml rename to crates/stdarch-gen-arm/spec/neon/arm_shared.spec.yml index 87559963ed..a3c26a709b 100644 --- a/crates/stdarch-gen2/spec/neon/arm_shared.spec.yml +++ b/crates/stdarch-gen-arm/spec/neon/arm_shared.spec.yml @@ -3687,7 +3687,7 @@ intrinsics: links: - link: 'llvm.arm.neon.vld4lane.v{neon_type[1].lane}{type[3]}.p0i8' arch: arm - - FnCall: ['vld4{neon_type[1].lane_nox}', ['a as _', 'b.0', 'b.1', 'b.2', 'b.3', LANE, '{type[4]}']] + - FnCall: ['_vld4{neon_type[1].lane_nox}', ['a as _', 'b.0', 'b.1', 'b.2', 'b.3', LANE, '{type[4]}']] - name: "vld4{neon_type[1].lane_nox}" doc: Load multiple 4-element structures to four registers @@ -4323,7 +4323,7 @@ intrinsics: links: - link: 'llvm.arm.neon.vst2lane.p0i8.v{neon_type[1].lane}{type[0]}' arch: arm - - FnCall: ['_vst2{neon_type[1].nox}', ['a as _', 'b.0', 'b.1', 'LANE', "{type[4]}"]] + - FnCall: ['_vst2{neon_type[1].lane_nox}', ['a as _', 'b.0', 'b.1', 'LANE', "{type[4]}"]] - name: "vst3{neon_type[1].nox}" doc: "Store multiple 3-element structures from three registers" @@ -4538,7 +4538,7 @@ intrinsics: links: - link: 'llvm.arm.neon.vst3lane.p0i8.v{neon_type[1].lane}{type[0]}' arch: arm - - FnCall: ['_vst3{neon_type[1].nox}', ['a as _', 'b.0', 'b.1', 'b.2', 'LANE', "{type[4]}"]] + - FnCall: ['_vst3{neon_type[1].lane_nox}', ['a as _', 'b.0', 'b.1', 'b.2', 'LANE', "{type[4]}"]] - name: "vst3{neon_type[1].nox}" doc: "Store multiple 3-element structures from three registers" @@ -4820,7 +4820,7 @@ intrinsics: links: - link: 'llvm.arm.neon.vst4lane.p0i8.v{neon_type[1].lane}{type[0]}' arch: arm - - FnCall: ['_vst4{neon_type[1].nox}', ['a as _', 'b.0', 'b.1', 'b.2', 'b.3', 'LANE', "{type[4]}"]] + - FnCall: ['_vst4{neon_type[1].lane_nox}', ['a as _', 'b.0', 'b.1', 'b.2', 'b.3', 'LANE', "{type[4]}"]] - name: "vst4{neon_type[1].nox}" doc: "Store multiple 4-element structures from four registers" @@ -6473,8 +6473,8 @@ intrinsics: unsafe: [neon] types: - [int16x8_t, int8x8_t, 'N >= 1 && N <= 8', 'const { int16x8_t([-N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16, -N as i16]) }'] - - [int32x4_t, int16x4_t, 'N >= 1 && N <= 16', 'const { int16x8_t([-N as i32, -N as i32, -N as i32, -N as i32]) }'] - - [int64x2_t, int32x2_t, 'N >= 1 && N <= 32', 'const { int16x8_t([-N as i64, -N as i64]) }'] + - [int32x4_t, int16x4_t, 'N >= 1 && N <= 16', 'const { int32x4_t([-N as i32, -N as i32, -N as i32, -N as i32]) }'] + - [int64x2_t, int32x2_t, 'N >= 1 && N <= 32', 'const { int64x2_t([-N as i64, -N as i64]) }'] compose: - FnCall: [static_assert!, ["{type[2]}"]] - LLVMLink: @@ -6533,7 +6533,7 @@ intrinsics: - [int32x4_t, uint16x4_t, 'N >= 1 && N <= 16', 'const { int32x4_t([-N as i32, -N as i32, -N as i32, -N as i32]) }'] - [int64x2_t, uint32x2_t, 'N >= 1 && N <= 32', 'const { int64x2_t([-N as i64, -N as i64]) }'] compose: - - FnCall: [static_assert!, ["{type[3]}"]] + - FnCall: [static_assert!, ["{type[2]}"]] - LLVMLink: name: "vqrshrun_n{neon_type[0].noq}" arguments: @@ -6766,9 +6766,9 @@ intrinsics: safety: unsafe: [neon] types: - - [uint16x8_t, uint8x8_t, 'N >= 1 && N <= 8', 'const { uint16x8_t([-N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16]) }'] - - [uint32x4_t, uint16x4_t, 'N >= 1 && N <= 16', 'const { uint32x4_t([-N as u32, -N as u32, -N as u32, -N as u32]) }'] - - [uint64x2_t, uint32x2_t, 'N >= 1 && N <= 32', 'const { uint64x2_t([-N as u64, -N as u64]) }'] + - [uint16x8_t, uint8x8_t, 'N >= 1 && N <= 8', 'const { uint16x8_t([-N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16]) }.as_signed()'] + - [uint32x4_t, uint16x4_t, 'N >= 1 && N <= 16', 'const { uint32x4_t([-N as u32, -N as u32, -N as u32, -N as u32]) }.as_signed()'] + - [uint64x2_t, uint32x2_t, 'N >= 1 && N <= 32', 'const { uint64x2_t([-N as u64, -N as u64]) }.as_signed()'] compose: - FnCall: [static_assert!, ["{type[2]}"]] - LLVMLink: @@ -6836,7 +6836,7 @@ intrinsics: links: - link: "llvm.arm.neon.vqshiftnsu.{neon_type[1]}" arch: arm - - FnCall: ["_vqshrun_n_{neon_type[1]}", [a, "{type[3]}"]] + - FnCall: ["_vqshrun_n_{neon_type[0]}", [a, "{type[3]}"]] - name: "vqshrun_n_{neon_type[0]}" doc: "Signed saturating shift right unsigned narrow" @@ -8784,9 +8784,9 @@ intrinsics: safety: unsafe: [neon] types: - - [uint16x8_t, uint8x8_t, '8', 'const { uint16x8_t([-N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16]) }'] - - [uint32x4_t, uint16x4_t, '16', 'const { uint32x4_t([-N as u32, -N as u32, -N as u32, -N as u32]) }'] - - [uint64x2_t, uint32x2_t, '32', 'const { uint64x2_t([-N as u64, -N as u64]) }'] + - [uint16x8_t, uint8x8_t, '8', 'const { uint16x8_t([-N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16, -N as u16]) }.as_signed()'] + - [uint32x4_t, uint16x4_t, '16', 'const { uint32x4_t([-N as u32, -N as u32, -N as u32, -N as u32]) }.as_signed()'] + - [uint64x2_t, uint32x2_t, '32', 'const { uint64x2_t([-N as u64, -N as u64]) }.as_signed()'] compose: - FnCall: [static_assert!, ['N >= 1 && N <= {type[2]}']] - LLVMLink: @@ -8797,7 +8797,7 @@ intrinsics: links: - link: "llvm.arm.neon.vqrshiftnu.{neon_type[1]}" arch: arm - - FnCall: ["_vqrshrn{neon_type[0].N}", ["a.as_signed()", "{type[3]}"]] + - FnCall: ["_vqrshrn_n{neon_type[0].noq}", ["a.as_signed()", "{type[3]}"]] - name: "vqrshrn_n_{neon_type[0]}" doc: "Unsigned signed saturating rounded shift right narrow" diff --git a/crates/stdarch-gen2/src/assert_instr.rs b/crates/stdarch-gen-arm/src/assert_instr.rs similarity index 100% rename from crates/stdarch-gen2/src/assert_instr.rs rename to crates/stdarch-gen-arm/src/assert_instr.rs diff --git a/crates/stdarch-gen2/src/context.rs b/crates/stdarch-gen-arm/src/context.rs similarity index 100% rename from crates/stdarch-gen2/src/context.rs rename to crates/stdarch-gen-arm/src/context.rs diff --git a/crates/stdarch-gen2/src/expression.rs b/crates/stdarch-gen-arm/src/expression.rs similarity index 100% rename from crates/stdarch-gen2/src/expression.rs rename to crates/stdarch-gen-arm/src/expression.rs diff --git a/crates/stdarch-gen2/src/fn_suffix.rs b/crates/stdarch-gen-arm/src/fn_suffix.rs similarity index 100% rename from crates/stdarch-gen2/src/fn_suffix.rs rename to crates/stdarch-gen-arm/src/fn_suffix.rs diff --git a/crates/stdarch-gen2/src/input.rs b/crates/stdarch-gen-arm/src/input.rs similarity index 100% rename from crates/stdarch-gen2/src/input.rs rename to crates/stdarch-gen-arm/src/input.rs diff --git a/crates/stdarch-gen2/src/intrinsic.rs b/crates/stdarch-gen-arm/src/intrinsic.rs similarity index 100% rename from crates/stdarch-gen2/src/intrinsic.rs rename to crates/stdarch-gen-arm/src/intrinsic.rs diff --git a/crates/stdarch-gen2/src/load_store_tests.rs b/crates/stdarch-gen-arm/src/load_store_tests.rs similarity index 100% rename from crates/stdarch-gen2/src/load_store_tests.rs rename to crates/stdarch-gen-arm/src/load_store_tests.rs diff --git a/crates/stdarch-gen2/src/main.rs b/crates/stdarch-gen-arm/src/main.rs similarity index 100% rename from crates/stdarch-gen2/src/main.rs rename to crates/stdarch-gen-arm/src/main.rs diff --git a/crates/stdarch-gen2/src/matching.rs b/crates/stdarch-gen-arm/src/matching.rs similarity index 100% rename from crates/stdarch-gen2/src/matching.rs rename to crates/stdarch-gen-arm/src/matching.rs diff --git a/crates/stdarch-gen2/src/predicate_forms.rs b/crates/stdarch-gen-arm/src/predicate_forms.rs similarity index 100% rename from crates/stdarch-gen2/src/predicate_forms.rs rename to crates/stdarch-gen-arm/src/predicate_forms.rs diff --git a/crates/stdarch-gen2/src/typekinds.rs b/crates/stdarch-gen-arm/src/typekinds.rs similarity index 100% rename from crates/stdarch-gen2/src/typekinds.rs rename to crates/stdarch-gen-arm/src/typekinds.rs diff --git a/crates/stdarch-gen2/src/wildcards.rs b/crates/stdarch-gen-arm/src/wildcards.rs similarity index 100% rename from crates/stdarch-gen2/src/wildcards.rs rename to crates/stdarch-gen-arm/src/wildcards.rs diff --git a/crates/stdarch-gen2/src/wildstring.rs b/crates/stdarch-gen-arm/src/wildstring.rs similarity index 100% rename from crates/stdarch-gen2/src/wildstring.rs rename to crates/stdarch-gen-arm/src/wildstring.rs diff --git a/crates/stdarch-verify/src/lib.rs b/crates/stdarch-verify/src/lib.rs index c53f1e6297..5e4db96a70 100644 --- a/crates/stdarch-verify/src/lib.rs +++ b/crates/stdarch-verify/src/lib.rs @@ -45,9 +45,7 @@ fn functions(input: TokenStream, dirs: &[&str]) -> TokenStream { for &mut (ref mut file, ref path) in &mut files { for mut item in file.items.drain(..) { match item { - syn::Item::Fn(f) => { - functions.push((f, path)); - } + syn::Item::Fn(f) => functions.push((f, path)), syn::Item::Mod(ref mut m) => { if let Some(ref mut m) = m.content { for i in m.1.drain(..) { @@ -73,9 +71,12 @@ fn functions(input: TokenStream, dirs: &[&str]) -> TokenStream { assert!(!tests.is_empty()); functions.retain(|(f, _)| { - matches!(f.vis, syn::Visibility::Public(_)) - // Many SVE intrinsics are safe - && (f.sig.unsafety.is_some() || f.sig.ident.to_string().starts_with("sv")) + if let syn::Visibility::Public(_) = f.vis { + if f.sig.unsafety.is_some() { + return true; + } + } + false }); assert!(!functions.is_empty()); @@ -98,7 +99,7 @@ fn functions(input: TokenStream, dirs: &[&str]) -> TokenStream { for generic in f.sig.generics.params.iter() { match *generic { syn::GenericParam::Const(ref c) => const_arguments.push(to_type(&c.ty)), - syn::GenericParam::Type(_) => (), + syn::GenericParam::Type(ref _t) => (), _ => panic!("invalid generic argument on {name}"), }; } @@ -117,31 +118,25 @@ fn functions(input: TokenStream, dirs: &[&str]) -> TokenStream { }; let required_const = find_required_const("rustc_args_required_const", &f.attrs); - let mut const_generics_indices = + let mut legacy_const_generics = find_required_const("rustc_legacy_const_generics", &f.attrs); - if !required_const.is_empty() && !const_generics_indices.is_empty() { + if !required_const.is_empty() && !legacy_const_generics.is_empty() { panic!( "Can't have both #[rustc_args_required_const] and \ #[rustc_legacy_const_generics]" ); } - // Newer intrinsics don't have legacy support - assume they belong at the end of the argument list - if required_const.is_empty() && const_generics_indices.is_empty() { - const_generics_indices = - (arguments.len()..(arguments.len() + const_arguments.len())).collect(); - } - // The list of required consts, used to verify the arguments, comes from either the // `rustc_args_required_const` or the `rustc_legacy_const_generics` attribute. let required_const = if required_const.is_empty() { - const_generics_indices.clone() + legacy_const_generics.clone() } else { required_const }; - const_generics_indices.sort(); - for (idx, ty) in const_generics_indices + legacy_const_generics.sort(); + for (idx, ty) in legacy_const_generics .into_iter() .zip(const_arguments.into_iter()) { @@ -150,12 +145,12 @@ fn functions(input: TokenStream, dirs: &[&str]) -> TokenStream { // strip leading underscore from fn name when building a test // _mm_foo -> mm_foo such that the test name is test_mm_foo. - let test_name = name.to_string(); - let test_name_id = test_name.trim_start_matches('_'); - let has_test = tests.contains(&format!("test_{test_name_id}")) - // SVE load/store tests - || tests.iter().any(|t| t.starts_with(&format!("test_{test_name_id}")) - || t.ends_with(&format!("_with_{test_name_id}"))); + let test_name_string = format!("{name}"); + let mut test_name_id = test_name_string.as_str(); + while test_name_id.starts_with('_') { + test_name_id = &test_name_id[1..]; + } + let has_test = tests.contains(&format!("test_{test_name_id}")); let doc = find_doc(&f.attrs); @@ -226,53 +221,8 @@ fn to_type(t: &syn::Type) -> proc_macro2::TokenStream { "p16" => quote! { &P16 }, "Ordering" => quote! { &ORDERING }, "CpuidResult" => quote! { &CPUID }, - "T" => quote! { &GENERICT }, // arm ... - "svbool_t" => quote! { &SVBOOL }, - "svint8_t" => quote! { &SVI8 }, - "svint8x2_t" => quote! { &SVI8X2 }, - "svint8x3_t" => quote! { &SVI8X3 }, - "svint8x4_t" => quote! { &SVI8X4 }, - "svint16_t" => quote! { &SVI16 }, - "svint16x2_t" => quote! { &SVI16X2 }, - "svint16x3_t" => quote! { &SVI16X3 }, - "svint16x4_t" => quote! { &SVI16X4 }, - "svint32_t" => quote! { &SVI32 }, - "svint32x2_t" => quote! { &SVI32X2 }, - "svint32x3_t" => quote! { &SVI32X3 }, - "svint32x4_t" => quote! { &SVI32X4 }, - "svint64_t" => quote! { &SVI64 }, - "svint64x2_t" => quote! { &SVI64X2 }, - "svint64x3_t" => quote! { &SVI64X3 }, - "svint64x4_t" => quote! { &SVI64X4 }, - "svuint8_t" => quote! { &SVU8 }, - "svuint8x2_t" => quote! { &SVU8X2 }, - "svuint8x3_t" => quote! { &SVU8X3 }, - "svuint8x4_t" => quote! { &SVU8X4 }, - "svuint16_t" => quote! { &SVU16 }, - "svuint16x2_t" => quote! { &SVU16X2 }, - "svuint16x3_t" => quote! { &SVU16X3 }, - "svuint16x4_t" => quote! { &SVU16X4 }, - "svuint32_t" => quote! { &SVU32 }, - "svuint32x2_t" => quote! { &SVU32X2 }, - "svuint32x3_t" => quote! { &SVU32X3 }, - "svuint32x4_t" => quote! { &SVU32X4 }, - "svuint64_t" => quote! { &SVU64 }, - "svuint64x2_t" => quote! { &SVU64X2 }, - "svuint64x3_t" => quote! { &SVU64X3 }, - "svuint64x4_t" => quote! { &SVU64X4 }, - "svfloat32_t" => quote! { &SVF32 }, - "svfloat32x2_t" => quote! { &SVF32X2 }, - "svfloat32x3_t" => quote! { &SVF32X3 }, - "svfloat32x4_t" => quote! { &SVF32X4 }, - "svfloat64_t" => quote! { &SVF64 }, - "svfloat64x2_t" => quote! { &SVF64X2 }, - "svfloat64x3_t" => quote! { &SVF64X3 }, - "svfloat64x4_t" => quote! { &SVF64X4 }, - "svprfop" => quote! { &SVPRFOP }, - "svpattern" => quote! { &SVPATTERN }, - "int8x4_t" => quote! { &I8X4 }, "int8x8_t" => quote! { &I8X8 }, "int8x8x2_t" => quote! { &I8X8X2 }, diff --git a/crates/stdarch-verify/tests/arm.rs b/crates/stdarch-verify/tests/arm.rs index fe51a6730c..a35b8175fb 100644 --- a/crates/stdarch-verify/tests/arm.rs +++ b/crates/stdarch-verify/tests/arm.rs @@ -27,8 +27,6 @@ static U16: Type = Type::PrimUnsigned(16); static U32: Type = Type::PrimUnsigned(32); static U64: Type = Type::PrimUnsigned(64); static U8: Type = Type::PrimUnsigned(8); -static BOOL: Type = Type::PrimBool; -static VOID: Type = Type::Void; static NEVER: Type = Type::Never; static GENERICT: Type = Type::GenericParam("T"); static GENERICU: Type = Type::GenericParam("U"); @@ -153,70 +151,19 @@ static U8X8X2: Type = Type::U(8, 8, 2); static U8X8X3: Type = Type::U(8, 8, 3); static U8X8X4: Type = Type::U(8, 8, 4); -static SVBOOL: Type = Type::Pred; -static SVF32: Type = Type::SVF(32, 1); -static SVF32X2: Type = Type::SVF(32, 2); -static SVF32X3: Type = Type::SVF(32, 3); -static SVF32X4: Type = Type::SVF(32, 4); -static SVF64: Type = Type::SVF(64, 1); -static SVF64X2: Type = Type::SVF(64, 2); -static SVF64X3: Type = Type::SVF(64, 3); -static SVF64X4: Type = Type::SVF(64, 4); -static SVI8: Type = Type::SVI(8, 1); -static SVI8X2: Type = Type::SVI(8, 2); -static SVI8X3: Type = Type::SVI(8, 3); -static SVI8X4: Type = Type::SVI(8, 4); -static SVI16: Type = Type::SVI(16, 1); -static SVI16X2: Type = Type::SVI(16, 2); -static SVI16X3: Type = Type::SVI(16, 3); -static SVI16X4: Type = Type::SVI(16, 4); -static SVI32: Type = Type::SVI(32, 1); -static SVI32X2: Type = Type::SVI(32, 2); -static SVI32X3: Type = Type::SVI(32, 3); -static SVI32X4: Type = Type::SVI(32, 4); -static SVI64: Type = Type::SVI(64, 1); -static SVI64X2: Type = Type::SVI(64, 2); -static SVI64X3: Type = Type::SVI(64, 3); -static SVI64X4: Type = Type::SVI(64, 4); -static SVU8: Type = Type::SVU(8, 1); -static SVU8X2: Type = Type::SVU(8, 2); -static SVU8X3: Type = Type::SVU(8, 3); -static SVU8X4: Type = Type::SVU(8, 4); -static SVU16: Type = Type::SVU(16, 1); -static SVU16X2: Type = Type::SVU(16, 2); -static SVU16X3: Type = Type::SVU(16, 3); -static SVU16X4: Type = Type::SVU(16, 4); -static SVU32: Type = Type::SVU(32, 1); -static SVU32X2: Type = Type::SVU(32, 2); -static SVU32X3: Type = Type::SVU(32, 3); -static SVU32X4: Type = Type::SVU(32, 4); -static SVU64: Type = Type::SVU(64, 1); -static SVU64X2: Type = Type::SVU(64, 2); -static SVU64X3: Type = Type::SVU(64, 3); -static SVU64X4: Type = Type::SVU(64, 4); -static SVPRFOP: Type = Type::Enum("svprfop"); -static SVPATTERN: Type = Type::Enum("svpattern"); - #[derive(Debug, Copy, Clone, PartialEq)] enum Type { - Void, - PrimBool, PrimFloat(u8), PrimSigned(u8), PrimUnsigned(u8), PrimPoly(u8), MutPtr(&'static Type), ConstPtr(&'static Type), - Enum(&'static str), GenericParam(&'static str), I(u8, u8, u8), U(u8, u8, u8), P(u8, u8, u8), F(u8, u8, u8), - Pred, - SVI(u8, u8), - SVU(u8, u8), - SVF(u8, u8), Never, } @@ -235,7 +182,6 @@ fn verify_all_signatures() { let mut all_valid = true; for rust in FUNCTIONS { - // Most SVE intrinsics just rely on the intrinsics test tool for validation if !rust.has_test { let skip = [ "vaddq_s64", @@ -461,18 +407,6 @@ fn verify_all_signatures() { "__clrex", "__dbg", ]; - if !skip.contains(&rust.name) - // Most run-time tests are handled by the intrinsic-test tool, except for - // load/stores (which have generated tests) - && (!rust.name.starts_with("sv") || rust.name.starts_with("svld") - || rust.name.starts_with("svst")) - // The load/store test generator can't handle these cases yet - && (!rust.name.contains("_u32base_") || rust.name.contains("index") || rust.name.contains("offset")) - && !(rust.name.starts_with("svldff1") && rust.name.contains("gather")) - { - println!("missing run-time test for `{}`", rust.name); - all_valid = false; - } } // Skip some intrinsics that aren't NEON and are located in different @@ -545,21 +479,12 @@ fn matches(rust: &Function, arm: &Intrinsic) -> Result<(), String> { let mut nconst = 0; let iter = rust.arguments.iter().zip(&arm.arguments).enumerate(); for (i, (rust_ty, (arm, arm_const))) in iter { - match (*rust_ty, arm) { - // SVE uses generic type parameters to handle void pointers - (Type::ConstPtr(Type::GenericParam("T")), Type::ConstPtr(Type::Void)) => (), - // SVE const generics use i32 over u64 for usability reasons - (Type::PrimSigned(32), Type::PrimUnsigned(64)) if rust.required_const.contains(&i) => { - () - } - // svset doesn't have its const argument last as we assumed when building the Function - _ if rust.name.starts_with("svset") => (), - (x, y) if x == y => (), - _ => bail!("mismatched arguments: {rust_ty:?} != {arm:?}"), + if *rust_ty != arm { + bail!("mismatched arguments: {rust_ty:?} != {arm:?}") } if *arm_const { nconst += 1; - if !rust.required_const.contains(&i) && !rust.name.starts_with("svset") { + if !rust.required_const.contains(&i) { bail!("argument const mismatch"); } } @@ -568,7 +493,7 @@ fn matches(rust: &Function, arm: &Intrinsic) -> Result<(), String> { bail!("wrong number of const arguments"); } - if rust.instrs.is_empty() && arm.instruction != "" { + if rust.instrs.is_empty() { bail!( "instruction not listed for `{}`, but arm lists {:?}", rust.name, @@ -607,7 +532,7 @@ fn matches(rust: &Function, arm: &Intrinsic) -> Result<(), String> { Ok(()) } -#[derive(Debug, PartialEq)] +#[derive(PartialEq)] struct Intrinsic { name: String, ret: Option, @@ -622,7 +547,7 @@ struct JsonIntrinsic { arguments: Vec, return_type: ReturnType, #[serde(default)] - instructions: Option>>, + instructions: Vec>, } #[derive(Deserialize, Debug)] @@ -639,8 +564,8 @@ fn parse_intrinsics(intrinsics: Vec) -> HashMap Intrinsic { - let name = intr.name.replace('[', "").replace(']', ""); +fn parse_intrinsic(mut intr: JsonIntrinsic) -> Intrinsic { + let name = intr.name; let ret = if intr.return_type.value == "void" { None } else { @@ -649,24 +574,18 @@ fn parse_intrinsic(intr: JsonIntrinsic) -> Intrinsic { // This ignores multiple instructions and different optional sequences for now to mimic // the old HTML scraping behaviour - let instruction = intr - .instructions - .map_or(String::new(), |mut i| i.swap_remove(0).swap_remove(0)); + let instruction = intr.instructions.swap_remove(0).swap_remove(0); let arguments = intr .arguments .iter() .map(|s| { - let ty = if let Some(i) = s.find('*') { - &s[..i + 1] - } else { - s.rsplit_once(' ').unwrap().0.trim_start_matches("const ") + let (ty, konst) = match s.strip_prefix("const") { + Some(stripped) => (stripped.trim_start(), true), + None => (s.as_str(), false), }; - let ty = parse_ty(ty); - let konst = s.contains("const") && !matches!(ty, Type::ConstPtr(_)) - || s.starts_with("enum") - || s.rsplit_once(" ").unwrap().1.starts_with("imm"); - (ty, konst) + let ty = ty.rsplit_once(' ').unwrap().0; + (parse_ty(ty), konst) }) .collect::>(); @@ -679,26 +598,18 @@ fn parse_intrinsic(intr: JsonIntrinsic) -> Intrinsic { } fn parse_ty(s: &str) -> Type { - if let Some(ty) = s.strip_suffix("*") { - let ty = ty.trim(); - if let Some(ty) = ty.strip_prefix("const") { - // SVE intrinsics are west-const (const int8_t *) - Type::ConstPtr(parse_ty_base(ty)) - } else if let Some(ty) = ty.strip_suffix("const") { - // Neon intrinsics are east-const (int8_t const *) - Type::ConstPtr(parse_ty_base(ty)) - } else { - Type::MutPtr(parse_ty_base(ty)) - } + let suffix = " const *"; + if let Some(base) = s.strip_suffix(suffix) { + Type::ConstPtr(parse_ty_base(base)) + } else if let Some(base) = s.strip_suffix(" *") { + Type::MutPtr(parse_ty_base(base)) } else { *parse_ty_base(s) } } fn parse_ty_base(s: &str) -> &'static Type { - match s.trim() { - "bool" => &BOOL, - "void" => &VOID, + match s { "float16_t" => &F16, "float16x4_t" => &F16X4, "float16x4x2_t" => &F16X4X2, @@ -828,49 +739,6 @@ fn parse_ty_base(s: &str) -> &'static Type { "uint8x8x2_t" => &U8X8X2, "uint8x8x3_t" => &U8X8X3, "uint8x8x4_t" => &U8X8X4, - "svbool_t" => &SVBOOL, - "svfloat32_t" => &SVF32, - "svfloat32x2_t" => &SVF32X2, - "svfloat32x3_t" => &SVF32X3, - "svfloat32x4_t" => &SVF32X4, - "svfloat64_t" => &SVF64, - "svfloat64x2_t" => &SVF64X2, - "svfloat64x3_t" => &SVF64X3, - "svfloat64x4_t" => &SVF64X4, - "svint8_t" => &SVI8, - "svint8x2_t" => &SVI8X2, - "svint8x3_t" => &SVI8X3, - "svint8x4_t" => &SVI8X4, - "svint16_t" => &SVI16, - "svint16x2_t" => &SVI16X2, - "svint16x3_t" => &SVI16X3, - "svint16x4_t" => &SVI16X4, - "svint32_t" => &SVI32, - "svint32x2_t" => &SVI32X2, - "svint32x3_t" => &SVI32X3, - "svint32x4_t" => &SVI32X4, - "svint64_t" => &SVI64, - "svint64x2_t" => &SVI64X2, - "svint64x3_t" => &SVI64X3, - "svint64x4_t" => &SVI64X4, - "svuint8_t" => &SVU8, - "svuint8x2_t" => &SVU8X2, - "svuint8x3_t" => &SVU8X3, - "svuint8x4_t" => &SVU8X4, - "svuint16_t" => &SVU16, - "svuint16x2_t" => &SVU16X2, - "svuint16x3_t" => &SVU16X3, - "svuint16x4_t" => &SVU16X4, - "svuint32_t" => &SVU32, - "svuint32x2_t" => &SVU32X2, - "svuint32x3_t" => &SVU32X3, - "svuint32x4_t" => &SVU32X4, - "svuint64_t" => &SVU64, - "svuint64x2_t" => &SVU64X2, - "svuint64x3_t" => &SVU64X3, - "svuint64x4_t" => &SVU64X4, - "enum svprfop" => &SVPRFOP, - "enum svpattern" => &SVPATTERN, _ => panic!("failed to parse json type {s:?}"), } diff --git a/intrinsics_data/arm_intrinsics.json b/intrinsics_data/arm_intrinsics.json index dedb98092d..a463564932 100644 --- a/intrinsics_data/arm_intrinsics.json +++ b/intrinsics_data/arm_intrinsics.json @@ -7,7 +7,6 @@ "uint8_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -36,7 +35,6 @@ "uint8_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -65,7 +63,6 @@ "uint64_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -94,7 +91,6 @@ "uint16_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -123,7 +119,6 @@ "uint32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -152,7 +147,6 @@ "uint64_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -181,7 +175,6 @@ "uint16_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -210,7 +203,6 @@ "uint32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -231,186920 +223,6 @@ ] ] }, - { - "SIMD_ISA": "sve2", - "name": "svaba[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABA" - ], - [ - "MOVPRFX", - "SABA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaba[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABA" - ], - [ - "MOVPRFX", - "SABA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaba[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABA" - ], - [ - "MOVPRFX", - "SABA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaba[_n_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABA" - ], - [ - "MOVPRFX", - "SABA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaba[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABA" - ], - [ - "MOVPRFX", - "UABA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaba[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABA" - ], - [ - "MOVPRFX", - "UABA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaba[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABA" - ], - [ - "MOVPRFX", - "UABA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaba[_n_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABA" - ], - [ - "MOVPRFX", - "UABA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaba[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABA" - ], - [ - "MOVPRFX", - "SABA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaba[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABA" - ], - [ - "MOVPRFX", - "SABA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaba[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABA" - ], - [ - "MOVPRFX", - "SABA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaba[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABA" - ], - [ - "MOVPRFX", - "SABA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaba[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABA" - ], - [ - "MOVPRFX", - "UABA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaba[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABA" - ], - [ - "MOVPRFX", - "UABA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaba[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABA" - ], - [ - "MOVPRFX", - "UABA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaba[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABA" - ], - [ - "MOVPRFX", - "UABA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalb[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABALB" - ], - [ - "MOVPRFX", - "SABALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalb[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABALB" - ], - [ - "MOVPRFX", - "SABALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalb[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABALB" - ], - [ - "MOVPRFX", - "SABALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalb[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABALB" - ], - [ - "MOVPRFX", - "UABALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalb[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABALB" - ], - [ - "MOVPRFX", - "UABALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalb[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABALB" - ], - [ - "MOVPRFX", - "UABALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalb[_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABALB" - ], - [ - "MOVPRFX", - "SABALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalb[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABALB" - ], - [ - "MOVPRFX", - "SABALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalb[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABALB" - ], - [ - "MOVPRFX", - "SABALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalb[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABALB" - ], - [ - "MOVPRFX", - "UABALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalb[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABALB" - ], - [ - "MOVPRFX", - "UABALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalb[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABALB" - ], - [ - "MOVPRFX", - "UABALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalt[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABALT" - ], - [ - "MOVPRFX", - "SABALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalt[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABALT" - ], - [ - "MOVPRFX", - "SABALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalt[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABALT" - ], - [ - "MOVPRFX", - "SABALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalt[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABALT" - ], - [ - "MOVPRFX", - "UABALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalt[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABALT" - ], - [ - "MOVPRFX", - "UABALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalt[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABALT" - ], - [ - "MOVPRFX", - "UABALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalt[_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABALT" - ], - [ - "MOVPRFX", - "SABALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalt[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABALT" - ], - [ - "MOVPRFX", - "SABALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalt[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABALT" - ], - [ - "MOVPRFX", - "SABALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalt[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABALT" - ], - [ - "MOVPRFX", - "UABALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalt[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABALT" - ], - [ - "MOVPRFX", - "UABALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabalt[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABALT" - ], - [ - "MOVPRFX", - "UABALT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FABD" - ], - [ - "MOVPRFX", - "FABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FABD" - ], - [ - "FABD" - ], - [ - "MOVPRFX", - "FABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FABD" - ], - [ - "MOVPRFX", - "FABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FABD" - ], - [ - "MOVPRFX", - "FABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FABD" - ], - [ - "FABD" - ], - [ - "MOVPRFX", - "FABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FABD" - ], - [ - "MOVPRFX", - "FABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FABD" - ], - [ - "MOVPRFX", - "FABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FABD" - ], - [ - "FABD" - ], - [ - "MOVPRFX", - "FABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FABD" - ], - [ - "MOVPRFX", - "FABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FABD" - ], - [ - "MOVPRFX", - "FABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FABD" - ], - [ - "FABD" - ], - [ - "MOVPRFX", - "FABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FABD" - ], - [ - "MOVPRFX", - "FABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABD" - ], - [ - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABD" - ], - [ - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABD" - ], - [ - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABD" - ], - [ - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABD" - ], - [ - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABD" - ], - [ - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABD" - ], - [ - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABD" - ], - [ - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABD" - ], - [ - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABD" - ], - [ - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABD" - ], - [ - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABD" - ], - [ - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SABD" - ], - [ - "MOVPRFX", - "SABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABD" - ], - [ - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABD" - ], - [ - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABD" - ], - [ - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABD" - ], - [ - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabd[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UABD" - ], - [ - "MOVPRFX", - "UABD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlb[_n_s16]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlb[_n_s32]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlb[_n_s64]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlb[_n_u16]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlb[_n_u32]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlb[_n_u64]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlb[_s16]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlb[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlb[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlb[_u16]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlb[_u32]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlb[_u64]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlt[_n_s16]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlt[_n_s32]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlt[_n_s64]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlt[_n_u16]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlt[_n_u32]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlt[_n_u64]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlt[_s16]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlt[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlt[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SABDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlt[_u16]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlt[_u32]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svabdlt[_u64]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UABDLT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_f32]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FABS" - ], - [ - "MOVPRFX", - "FABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FABS" - ], - [ - "MOVPRFX", - "FABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_f64]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FABS" - ], - [ - "MOVPRFX", - "FABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FABS" - ], - [ - "MOVPRFX", - "FABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_s16]_m", - "arguments": [ - "svint16_t inactive", - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ABS" - ], - [ - "MOVPRFX", - "ABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ABS" - ], - [ - "MOVPRFX", - "ABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_s32]_m", - "arguments": [ - "svint32_t inactive", - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ABS" - ], - [ - "MOVPRFX", - "ABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ABS" - ], - [ - "MOVPRFX", - "ABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_s64]_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ABS" - ], - [ - "MOVPRFX", - "ABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ABS" - ], - [ - "MOVPRFX", - "ABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_s8]_m", - "arguments": [ - "svint8_t inactive", - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.B|Ztied.B" - }, - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ABS" - ], - [ - "MOVPRFX", - "ABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ABS" - ], - [ - "MOVPRFX", - "ABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svabs[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svacge[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FACGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svacge[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FACGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svacge[_n_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FACGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svacge[_n_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FACGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svacgt[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FACGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svacgt[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FACGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svacgt[_n_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FACGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svacgt[_n_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FACGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svacle[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FACGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svacle[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FACGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svacle[_n_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FACGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svacle[_n_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FACGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svaclt[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FACGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svaclt[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FACGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svaclt[_n_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FACGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svaclt[_n_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FACGT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADALP" - ], - [ - "MOVPRFX", - "SADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADALP" - ], - [ - "MOVPRFX", - "SADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADALP" - ], - [ - "MOVPRFX", - "SADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADALP" - ], - [ - "MOVPRFX", - "SADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADALP" - ], - [ - "MOVPRFX", - "SADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADALP" - ], - [ - "MOVPRFX", - "SADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADALP" - ], - [ - "MOVPRFX", - "UADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADALP" - ], - [ - "MOVPRFX", - "UADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADALP" - ], - [ - "MOVPRFX", - "UADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADALP" - ], - [ - "MOVPRFX", - "UADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADALP" - ], - [ - "MOVPRFX", - "UADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADALP" - ], - [ - "MOVPRFX", - "UADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadalp[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UADALP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadclb[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADCLB" - ], - [ - "MOVPRFX", - "ADCLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadclb[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADCLB" - ], - [ - "MOVPRFX", - "ADCLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadclb[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADCLB" - ], - [ - "MOVPRFX", - "ADCLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadclb[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADCLB" - ], - [ - "MOVPRFX", - "ADCLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadclt[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADCLT" - ], - [ - "MOVPRFX", - "ADCLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadclt[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADCLT" - ], - [ - "MOVPRFX", - "ADCLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadclt[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADCLT" - ], - [ - "MOVPRFX", - "ADCLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svadclt[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADCLT" - ], - [ - "MOVPRFX", - "ADCLT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FADD" - ], - [ - "MOVPRFX", - "FADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FADD" - ], - [ - "FADD" - ], - [ - "FADD" - ], - [ - "MOVPRFX", - "FADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FADD" - ], - [ - "MOVPRFX", - "FADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FADD" - ], - [ - "MOVPRFX", - "FADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FADD" - ], - [ - "FADD" - ], - [ - "FADD" - ], - [ - "MOVPRFX", - "FADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FADD" - ], - [ - "MOVPRFX", - "FADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FADD" - ], - [ - "FSUB" - ], - [ - "FADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FADD" - ], - [ - "FSUB" - ], - [ - "FADD" - ], - [ - "FADD" - ], - [ - "FADD" - ], - [ - "MOVPRFX", - "FADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FADD" - ], - [ - "MOVPRFX", - "FSUB" - ], - [ - "MOVPRFX", - "FADD" - ], - [ - "MOVPRFX", - "FADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FADD" - ], - [ - "FSUB" - ], - [ - "FADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FADD" - ], - [ - "FSUB" - ], - [ - "FADD" - ], - [ - "FADD" - ], - [ - "FADD" - ], - [ - "MOVPRFX", - "FADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FADD" - ], - [ - "MOVPRFX", - "FSUB" - ], - [ - "MOVPRFX", - "FADD" - ], - [ - "MOVPRFX", - "FADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "SUB" - ], - [ - "ADD" - ], - [ - "ADD" - ], - [ - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "SUB" - ], - [ - "ADD" - ], - [ - "ADD" - ], - [ - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "SUB" - ], - [ - "ADD" - ], - [ - "ADD" - ], - [ - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "SUB" - ], - [ - "ADD" - ], - [ - "ADD" - ], - [ - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "SUB" - ], - [ - "ADD" - ], - [ - "ADD" - ], - [ - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "SUB" - ], - [ - "ADD" - ], - [ - "ADD" - ], - [ - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "SUB" - ], - [ - "ADD" - ], - [ - "ADD" - ], - [ - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "SUB" - ], - [ - "ADD" - ], - [ - "ADD" - ], - [ - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "ADD" - ], - [ - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "ADD" - ], - [ - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "ADD" - ], - [ - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "ADD" - ], - [ - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "ADD" - ], - [ - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "ADD" - ], - [ - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "ADD" - ], - [ - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADD" - ], - [ - "ADD" - ], - [ - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadd[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ADD" - ], - [ - "MOVPRFX", - "ADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadda[_f32]", - "arguments": [ - "svbool_t pg", - "float32_t initial", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "float32_t" - }, - "Arguments_Preparation": { - "initial": { - "register": "Stied" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FADDA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadda[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t initial", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "float64_t" - }, - "Arguments_Preparation": { - "initial": { - "register": "Dtied" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FADDA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnb[_n_s16]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnb[_n_s32]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnb[_n_s64]", - "arguments": [ - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnb[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnb[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnb[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnb[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnb[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnb[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnb[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnb[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnb[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnt[_n_s16]", - "arguments": [ - "svint8_t even", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnt[_n_s32]", - "arguments": [ - "svint16_t even", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnt[_n_s64]", - "arguments": [ - "svint32_t even", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnt[_n_u16]", - "arguments": [ - "svuint8_t even", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnt[_n_u32]", - "arguments": [ - "svuint16_t even", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnt[_n_u64]", - "arguments": [ - "svuint32_t even", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnt[_s16]", - "arguments": [ - "svint8_t even", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnt[_s32]", - "arguments": [ - "svint16_t even", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnt[_s64]", - "arguments": [ - "svint32_t even", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnt[_u16]", - "arguments": [ - "svuint8_t even", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnt[_u32]", - "arguments": [ - "svuint16_t even", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddhnt[_u64]", - "arguments": [ - "svuint32_t even", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlb[_n_s16]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlb[_n_s32]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlb[_n_s64]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlb[_n_u16]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlb[_n_u32]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlb[_n_u64]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlb[_s16]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlb[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlb[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlb[_u16]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlb[_u32]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlb[_u64]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlbt[_n_s16]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlbt[_n_s32]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlbt[_n_s64]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlbt[_s16]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlbt[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlbt[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlt[_n_s16]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlt[_n_s32]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlt[_n_s64]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlt[_n_u16]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlt[_n_u32]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlt[_n_u64]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlt[_s16]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlt[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlt[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlt[_u16]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlt[_u32]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddlt[_u64]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FADDP" - ], - [ - "MOVPRFX", - "FADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FADDP" - ], - [ - "MOVPRFX", - "FADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FADDP" - ], - [ - "MOVPRFX", - "FADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FADDP" - ], - [ - "MOVPRFX", - "FADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDP" - ], - [ - "MOVPRFX", - "ADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDP" - ], - [ - "MOVPRFX", - "ADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDP" - ], - [ - "MOVPRFX", - "ADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDP" - ], - [ - "MOVPRFX", - "ADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDP" - ], - [ - "MOVPRFX", - "ADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDP" - ], - [ - "MOVPRFX", - "ADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDP" - ], - [ - "MOVPRFX", - "ADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDP" - ], - [ - "MOVPRFX", - "ADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDP" - ], - [ - "MOVPRFX", - "ADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDP" - ], - [ - "MOVPRFX", - "ADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDP" - ], - [ - "MOVPRFX", - "ADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDP" - ], - [ - "MOVPRFX", - "ADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDP" - ], - [ - "MOVPRFX", - "ADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDP" - ], - [ - "MOVPRFX", - "ADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDP" - ], - [ - "MOVPRFX", - "ADDP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddp[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADDP" - ], - [ - "MOVPRFX", - "ADDP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svaddv[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "float32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FADDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svaddv[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "float64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FADDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svaddv[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svaddv[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svaddv[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svaddv[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svaddv[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svaddv[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svaddv[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svaddv[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDV" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwb[_n_s16]", - "arguments": [ - "svint16_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwb[_n_s32]", - "arguments": [ - "svint32_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwb[_n_s64]", - "arguments": [ - "svint64_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwb[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwb[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwb[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwb[_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwb[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwb[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwb[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwb[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwb[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwt[_n_s16]", - "arguments": [ - "svint16_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwt[_n_s32]", - "arguments": [ - "svint32_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwt[_n_s64]", - "arguments": [ - "svint64_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwt[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwt[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwt[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwt[_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwt[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwt[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SADDWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwt[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwt[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaddwt[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UADDWT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadrb[_u32base]_[s32]offset", - "arguments": [ - "svuint32_t bases", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offsets": { - "register": "Zoffsets.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadrb[_u32base]_[u32]offset", - "arguments": [ - "svuint32_t bases", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offsets": { - "register": "Zoffsets.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadrb[_u64base]_[s64]offset", - "arguments": [ - "svuint64_t bases", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offsets": { - "register": "Zoffsets.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadrb[_u64base]_[u64]offset", - "arguments": [ - "svuint64_t bases", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offsets": { - "register": "Zoffsets.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadrd[_u32base]_[s32]index", - "arguments": [ - "svuint32_t bases", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "indices": { - "register": "Zindices.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadrd[_u32base]_[u32]index", - "arguments": [ - "svuint32_t bases", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "indices": { - "register": "Zindices.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadrd[_u64base]_[s64]index", - "arguments": [ - "svuint64_t bases", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "indices": { - "register": "Zindices.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadrd[_u64base]_[u64]index", - "arguments": [ - "svuint64_t bases", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "indices": { - "register": "Zindices.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadrh[_u32base]_[s32]index", - "arguments": [ - "svuint32_t bases", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "indices": { - "register": "Zindices.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadrh[_u32base]_[u32]index", - "arguments": [ - "svuint32_t bases", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "indices": { - "register": "Zindices.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadrh[_u64base]_[s64]index", - "arguments": [ - "svuint64_t bases", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "indices": { - "register": "Zindices.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadrh[_u64base]_[u64]index", - "arguments": [ - "svuint64_t bases", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "indices": { - "register": "Zindices.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadrw[_u32base]_[s32]index", - "arguments": [ - "svuint32_t bases", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "indices": { - "register": "Zindices.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadrw[_u32base]_[u32]index", - "arguments": [ - "svuint32_t bases", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "indices": { - "register": "Zindices.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadrw[_u64base]_[s64]index", - "arguments": [ - "svuint64_t bases", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "indices": { - "register": "Zindices.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svadrw[_u64base]_[u64]index", - "arguments": [ - "svuint64_t bases", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "indices": { - "register": "Zindices.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ADR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaesd[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AESD" - ], - [ - "AESD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaese[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AESE" - ], - [ - "AESE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaesimc[_u8]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Ztied.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AESIMC" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svaesmc[_u8]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Ztied.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AESMC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_b]_z", - "arguments": [ - "svbool_t pg", - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Pop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTB" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UXTB" - ], - [ - "MOVPRFX", - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTB" - ], - [ - "UXTH" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UXTB" - ], - [ - "MOVPRFX", - "UXTH" - ], - [ - "MOVPRFX", - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTB" - ], - [ - "UXTH" - ], - [ - "UXTW" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UXTB" - ], - [ - "MOVPRFX", - "UXTH" - ], - [ - "MOVPRFX", - "UXTW" - ], - [ - "MOVPRFX", - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTB" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UXTB" - ], - [ - "MOVPRFX", - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTB" - ], - [ - "UXTH" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UXTB" - ], - [ - "MOVPRFX", - "UXTH" - ], - [ - "MOVPRFX", - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTB" - ], - [ - "UXTH" - ], - [ - "UXTW" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UXTB" - ], - [ - "MOVPRFX", - "UXTH" - ], - [ - "MOVPRFX", - "UXTW" - ], - [ - "MOVPRFX", - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "AND" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svand[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "AND" - ], - [ - "MOVPRFX", - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svandv[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "int16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ANDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svandv[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ANDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svandv[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ANDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svandv[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "int8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ANDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svandv[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "uint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ANDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svandv[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ANDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svandv[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ANDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svandv[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "uint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ANDV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ], - [ - "ASRR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "ASRR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ], - [ - "ASRR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "ASRR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ], - [ - "ASRR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "ASRR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ], - [ - "ASRR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "ASRR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASRR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "ASRR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASRR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "ASRR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASRR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "ASRR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASRR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "ASRR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ], - [ - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ], - [ - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ], - [ - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASR" - ], - [ - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasr_wide[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasrd[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASRD" - ], - [ - "MOVPRFX", - "ASRD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasrd[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASRD" - ], - [ - "MOVPRFX", - "ASRD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasrd[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASRD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasrd[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASRD" - ], - [ - "MOVPRFX", - "ASRD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasrd[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASRD" - ], - [ - "MOVPRFX", - "ASRD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasrd[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASRD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasrd[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASRD" - ], - [ - "MOVPRFX", - "ASRD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasrd[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASRD" - ], - [ - "MOVPRFX", - "ASRD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasrd[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Zop1.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASRD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasrd[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASRD" - ], - [ - "MOVPRFX", - "ASRD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasrd[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ASRD" - ], - [ - "MOVPRFX", - "ASRD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svasrd[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ASRD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbcax[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BCAX" - ], - [ - "MOVPRFX", - "BCAX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbcax[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BCAX" - ], - [ - "MOVPRFX", - "BCAX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbcax[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BCAX" - ], - [ - "MOVPRFX", - "BCAX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbcax[_n_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BCAX" - ], - [ - "MOVPRFX", - "BCAX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbcax[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BCAX" - ], - [ - "MOVPRFX", - "BCAX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbcax[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BCAX" - ], - [ - "MOVPRFX", - "BCAX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbcax[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BCAX" - ], - [ - "MOVPRFX", - "BCAX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbcax[_n_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BCAX" - ], - [ - "MOVPRFX", - "BCAX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbcax[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BCAX" - ], - [ - "MOVPRFX", - "BCAX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbcax[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BCAX" - ], - [ - "MOVPRFX", - "BCAX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbcax[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BCAX" - ], - [ - "MOVPRFX", - "BCAX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbcax[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BCAX" - ], - [ - "MOVPRFX", - "BCAX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbcax[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BCAX" - ], - [ - "MOVPRFX", - "BCAX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbcax[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BCAX" - ], - [ - "MOVPRFX", - "BCAX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbcax[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BCAX" - ], - [ - "MOVPRFX", - "BCAX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbcax[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BCAX" - ], - [ - "MOVPRFX", - "BCAX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbdep[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BDEP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbdep[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BDEP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbdep[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BDEP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbdep[_n_u8]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BDEP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbdep[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BDEP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbdep[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BDEP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbdep[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BDEP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbdep[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BDEP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbext[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BEXT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbext[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BEXT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbext[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BEXT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbext[_n_u8]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BEXT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbext[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BEXT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbext[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BEXT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbext[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BEXT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbext[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BEXT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbgrp[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BGRP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbgrp[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BGRP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbgrp[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BGRP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbgrp[_n_u8]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BGRP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbgrp[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BGRP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbgrp[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BGRP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbgrp[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BGRP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbgrp[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BGRP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_b]_z", - "arguments": [ - "svbool_t pg", - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Pop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "BIC" - ], - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "BIC" - ], - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "BIC" - ], - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "BIC" - ], - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "BIC" - ], - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "BIC" - ], - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "BIC" - ], - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ], - [ - "BIC" - ], - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BIC" - ], - [ - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbic[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "BIC" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbrka[_b]_m", - "arguments": [ - "svbool_t inactive", - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Ptied.B" - }, - "op": { - "register": "Pop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BRKA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbrka[_b]_z", - "arguments": [ - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Pop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BRKA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbrkb[_b]_m", - "arguments": [ - "svbool_t inactive", - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Ptied.B" - }, - "op": { - "register": "Pop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BRKB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbrkb[_b]_z", - "arguments": [ - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Pop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BRKB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbrkn[_b]_z", - "arguments": [ - "svbool_t pg", - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Ptied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BRKN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbrkpa[_b]_z", - "arguments": [ - "svbool_t pg", - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Pop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BRKPA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svbrkpb[_b]_z", - "arguments": [ - "svbool_t pg", - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Pop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BRKPB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl1n[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL1N" - ], - [ - "MOVPRFX", - "BSL1N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl1n[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL1N" - ], - [ - "MOVPRFX", - "BSL1N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl1n[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL1N" - ], - [ - "MOVPRFX", - "BSL1N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl1n[_n_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL1N" - ], - [ - "MOVPRFX", - "BSL1N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl1n[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL1N" - ], - [ - "MOVPRFX", - "BSL1N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl1n[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL1N" - ], - [ - "MOVPRFX", - "BSL1N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl1n[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL1N" - ], - [ - "MOVPRFX", - "BSL1N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl1n[_n_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL1N" - ], - [ - "MOVPRFX", - "BSL1N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl1n[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL1N" - ], - [ - "MOVPRFX", - "BSL1N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl1n[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL1N" - ], - [ - "MOVPRFX", - "BSL1N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl1n[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL1N" - ], - [ - "MOVPRFX", - "BSL1N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl1n[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL1N" - ], - [ - "MOVPRFX", - "BSL1N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl1n[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL1N" - ], - [ - "MOVPRFX", - "BSL1N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl1n[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL1N" - ], - [ - "MOVPRFX", - "BSL1N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl1n[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL1N" - ], - [ - "MOVPRFX", - "BSL1N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl1n[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL1N" - ], - [ - "MOVPRFX", - "BSL1N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl2n[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL2N" - ], - [ - "MOVPRFX", - "BSL2N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl2n[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL2N" - ], - [ - "MOVPRFX", - "BSL2N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl2n[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL2N" - ], - [ - "MOVPRFX", - "BSL2N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl2n[_n_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL2N" - ], - [ - "MOVPRFX", - "BSL2N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl2n[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL2N" - ], - [ - "MOVPRFX", - "BSL2N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl2n[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL2N" - ], - [ - "MOVPRFX", - "BSL2N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl2n[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL2N" - ], - [ - "MOVPRFX", - "BSL2N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl2n[_n_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL2N" - ], - [ - "MOVPRFX", - "BSL2N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl2n[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL2N" - ], - [ - "MOVPRFX", - "BSL2N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl2n[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL2N" - ], - [ - "MOVPRFX", - "BSL2N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl2n[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL2N" - ], - [ - "MOVPRFX", - "BSL2N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl2n[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL2N" - ], - [ - "MOVPRFX", - "BSL2N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl2n[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL2N" - ], - [ - "MOVPRFX", - "BSL2N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl2n[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL2N" - ], - [ - "MOVPRFX", - "BSL2N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl2n[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL2N" - ], - [ - "MOVPRFX", - "BSL2N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl2n[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL2N" - ], - [ - "MOVPRFX", - "BSL2N" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL" - ], - [ - "MOVPRFX", - "BSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL" - ], - [ - "MOVPRFX", - "BSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL" - ], - [ - "MOVPRFX", - "BSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl[_n_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL" - ], - [ - "MOVPRFX", - "BSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL" - ], - [ - "MOVPRFX", - "BSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL" - ], - [ - "MOVPRFX", - "BSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL" - ], - [ - "MOVPRFX", - "BSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl[_n_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL" - ], - [ - "MOVPRFX", - "BSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL" - ], - [ - "MOVPRFX", - "BSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL" - ], - [ - "MOVPRFX", - "BSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL" - ], - [ - "MOVPRFX", - "BSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL" - ], - [ - "MOVPRFX", - "BSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL" - ], - [ - "MOVPRFX", - "BSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL" - ], - [ - "MOVPRFX", - "BSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL" - ], - [ - "MOVPRFX", - "BSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svbsl[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "BSL" - ], - [ - "MOVPRFX", - "BSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcadd[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCADD" - ], - [ - "MOVPRFX", - "FCADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcadd[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCADD" - ], - [ - "MOVPRFX", - "FCADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcadd[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FCADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcadd[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCADD" - ], - [ - "MOVPRFX", - "FCADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcadd[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCADD" - ], - [ - "MOVPRFX", - "FCADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcadd[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FCADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcadd[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CADD" - ], - [ - "MOVPRFX", - "CADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcadd[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CADD" - ], - [ - "MOVPRFX", - "CADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcadd[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CADD" - ], - [ - "MOVPRFX", - "CADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcadd[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CADD" - ], - [ - "MOVPRFX", - "CADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcadd[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CADD" - ], - [ - "MOVPRFX", - "CADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcadd[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CADD" - ], - [ - "MOVPRFX", - "CADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcadd[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CADD" - ], - [ - "MOVPRFX", - "CADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcadd[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CADD" - ], - [ - "MOVPRFX", - "CADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcdot[_s32]", - "arguments": [ - "svint32_t op1", - "svint8_t op2", - "svint8_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CDOT" - ], - [ - "MOVPRFX", - "CDOT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcdot[_s64]", - "arguments": [ - "svint64_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CDOT" - ], - [ - "MOVPRFX", - "CDOT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcdot_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint8_t op2", - "svint8_t op3", - "uint64_t imm_index", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CDOT" - ], - [ - "MOVPRFX", - "CDOT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcdot_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_index", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CDOT" - ], - [ - "MOVPRFX", - "CDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t fallback", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "fallback": { - "register": "Zfallback.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "MOVPRFX", - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t fallback", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "fallback": { - "register": "Zfallback.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "MOVPRFX", - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_n_f32]", - "arguments": [ - "svbool_t pg", - "float32_t fallback", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "float32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "fallback": { - "register": "Stied|Wtied" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_n_f64]", - "arguments": [ - "svbool_t pg", - "float64_t fallback", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "float64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "fallback": { - "register": "Dtied|Xtied" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_n_s16]", - "arguments": [ - "svbool_t pg", - "int16_t fallback", - "svint16_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "int16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.H" - }, - "fallback": { - "register": "Htied|Wtied" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_n_s32]", - "arguments": [ - "svbool_t pg", - "int32_t fallback", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "fallback": { - "register": "Stied|Wtied" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_n_s64]", - "arguments": [ - "svbool_t pg", - "int64_t fallback", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "fallback": { - "register": "Dtied|Xtied" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_n_s8]", - "arguments": [ - "svbool_t pg", - "int8_t fallback", - "svint8_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "int8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.B" - }, - "fallback": { - "register": "Btied|Wtied" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_n_u16]", - "arguments": [ - "svbool_t pg", - "uint16_t fallback", - "svuint16_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "uint16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.H" - }, - "fallback": { - "register": "Htied|Wtied" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_n_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t fallback", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "fallback": { - "register": "Stied|Wtied" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_n_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t fallback", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "fallback": { - "register": "Dtied|Xtied" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_n_u8]", - "arguments": [ - "svbool_t pg", - "uint8_t fallback", - "svuint8_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "uint8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.B" - }, - "fallback": { - "register": "Btied|Wtied" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t fallback", - "svint16_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.H" - }, - "fallback": { - "register": "Zfallback.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "MOVPRFX", - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t fallback", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "fallback": { - "register": "Zfallback.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "MOVPRFX", - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t fallback", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "fallback": { - "register": "Zfallback.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "MOVPRFX", - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t fallback", - "svint8_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.B" - }, - "fallback": { - "register": "Zfallback.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "MOVPRFX", - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t fallback", - "svuint16_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.H" - }, - "fallback": { - "register": "Zfallback.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "MOVPRFX", - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t fallback", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "fallback": { - "register": "Zfallback.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "MOVPRFX", - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t fallback", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "fallback": { - "register": "Zfallback.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "MOVPRFX", - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclasta[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t fallback", - "svuint8_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.B" - }, - "fallback": { - "register": "Zfallback.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTA" - ], - [ - "MOVPRFX", - "CLASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t fallback", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "fallback": { - "register": "Zfallback.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "MOVPRFX", - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t fallback", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "fallback": { - "register": "Zfallback.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "MOVPRFX", - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_n_f32]", - "arguments": [ - "svbool_t pg", - "float32_t fallback", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "float32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "fallback": { - "register": "Stied|Wtied" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_n_f64]", - "arguments": [ - "svbool_t pg", - "float64_t fallback", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "float64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "fallback": { - "register": "Dtied|Xtied" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_n_s16]", - "arguments": [ - "svbool_t pg", - "int16_t fallback", - "svint16_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "int16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.H" - }, - "fallback": { - "register": "Htied|Wtied" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_n_s32]", - "arguments": [ - "svbool_t pg", - "int32_t fallback", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "fallback": { - "register": "Stied|Wtied" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_n_s64]", - "arguments": [ - "svbool_t pg", - "int64_t fallback", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "fallback": { - "register": "Dtied|Xtied" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_n_s8]", - "arguments": [ - "svbool_t pg", - "int8_t fallback", - "svint8_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "int8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.B" - }, - "fallback": { - "register": "Btied|Wtied" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_n_u16]", - "arguments": [ - "svbool_t pg", - "uint16_t fallback", - "svuint16_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "uint16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.H" - }, - "fallback": { - "register": "Htied|Wtied" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_n_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t fallback", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "fallback": { - "register": "Stied|Wtied" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_n_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t fallback", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "fallback": { - "register": "Dtied|Xtied" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_n_u8]", - "arguments": [ - "svbool_t pg", - "uint8_t fallback", - "svuint8_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "uint8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.B" - }, - "fallback": { - "register": "Btied|Wtied" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t fallback", - "svint16_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.H" - }, - "fallback": { - "register": "Zfallback.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "MOVPRFX", - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t fallback", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "fallback": { - "register": "Zfallback.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "MOVPRFX", - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t fallback", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "fallback": { - "register": "Zfallback.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "MOVPRFX", - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t fallback", - "svint8_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.B" - }, - "fallback": { - "register": "Zfallback.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "MOVPRFX", - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t fallback", - "svuint16_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.H" - }, - "fallback": { - "register": "Zfallback.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "MOVPRFX", - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t fallback", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "fallback": { - "register": "Zfallback.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "MOVPRFX", - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t fallback", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "fallback": { - "register": "Zfallback.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "MOVPRFX", - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclastb[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t fallback", - "svuint8_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.B" - }, - "fallback": { - "register": "Zfallback.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLASTB" - ], - [ - "MOVPRFX", - "CLASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcls[_s16]_m", - "arguments": [ - "svuint16_t inactive", - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLS" - ], - [ - "MOVPRFX", - "CLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcls[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLS" - ], - [ - "MOVPRFX", - "CLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcls[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcls[_s32]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLS" - ], - [ - "MOVPRFX", - "CLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcls[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLS" - ], - [ - "MOVPRFX", - "CLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcls[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcls[_s64]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLS" - ], - [ - "MOVPRFX", - "CLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcls[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLS" - ], - [ - "MOVPRFX", - "CLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcls[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcls[_s8]_m", - "arguments": [ - "svuint8_t inactive", - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.B|Ztied.B" - }, - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLS" - ], - [ - "MOVPRFX", - "CLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcls[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLS" - ], - [ - "MOVPRFX", - "CLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcls[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_s16]_m", - "arguments": [ - "svuint16_t inactive", - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLZ" - ], - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLZ" - ], - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_s32]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLZ" - ], - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLZ" - ], - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_s64]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLZ" - ], - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLZ" - ], - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_s8]_m", - "arguments": [ - "svuint8_t inactive", - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.B|Ztied.B" - }, - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLZ" - ], - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLZ" - ], - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_u16]_m", - "arguments": [ - "svuint16_t inactive", - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLZ" - ], - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLZ" - ], - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_u32]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLZ" - ], - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLZ" - ], - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_u64]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLZ" - ], - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLZ" - ], - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_u8]_m", - "arguments": [ - "svuint8_t inactive", - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.B|Ztied.B" - }, - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLZ" - ], - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CLZ" - ], - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svclz[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CLZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmla[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMLA" - ], - [ - "MOVPRFX", - "FCMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmla[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMLA" - ], - [ - "MOVPRFX", - "FCMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmla[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FCMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmla[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMLA" - ], - [ - "MOVPRFX", - "FCMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmla[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMLA" - ], - [ - "MOVPRFX", - "FCMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmla[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FCMLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcmla[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMLA" - ], - [ - "MOVPRFX", - "CMLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcmla[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMLA" - ], - [ - "MOVPRFX", - "CMLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcmla[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "svint64_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMLA" - ], - [ - "MOVPRFX", - "CMLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcmla[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "svint8_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMLA" - ], - [ - "MOVPRFX", - "CMLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcmla[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMLA" - ], - [ - "MOVPRFX", - "CMLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcmla[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMLA" - ], - [ - "MOVPRFX", - "CMLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcmla[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMLA" - ], - [ - "MOVPRFX", - "CMLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcmla[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMLA" - ], - [ - "MOVPRFX", - "CMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmla_lane[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3", - "uint64_t imm_index", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMLA" - ], - [ - "MOVPRFX", - "FCMLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcmla_lane[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_index", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMLA" - ], - [ - "MOVPRFX", - "CMLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcmla_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3", - "uint64_t imm_index", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMLA" - ], - [ - "MOVPRFX", - "CMLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcmla_lane[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3", - "uint64_t imm_index", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMLA" - ], - [ - "MOVPRFX", - "CMLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcmla_lane[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3", - "uint64_t imm_index", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMLA" - ], - [ - "MOVPRFX", - "CMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_n_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMEQ" - ], - [ - "FCMEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_n_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMEQ" - ], - [ - "FCMEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_n_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ], - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_n_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ], - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_n_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ], - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_n_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ], - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_n_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ], - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_n_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ], - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_n_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ], - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_n_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ], - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq_wide[_n_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ], - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq_wide[_n_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ], - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq_wide[_n_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ], - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq_wide[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq_wide[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpeq_wide[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPEQ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_n_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMGE" - ], - [ - "FCMGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_n_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMGE" - ], - [ - "FCMGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_n_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ], - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_n_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ], - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_n_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ], - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_n_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ], - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_n_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ], - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_n_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ], - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_n_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ], - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_n_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ], - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge_wide[_n_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ], - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge_wide[_n_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ], - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge_wide[_n_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ], - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge_wide[_n_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ], - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge_wide[_n_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ], - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge_wide[_n_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ], - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge_wide[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge_wide[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge_wide[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge_wide[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge_wide[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpge_wide[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_n_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMGT" - ], - [ - "FCMGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_n_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMGT" - ], - [ - "FCMGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_n_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ], - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_n_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ], - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_n_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ], - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_n_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ], - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_n_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ], - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_n_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ], - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_n_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ], - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_n_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ], - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt_wide[_n_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ], - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt_wide[_n_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ], - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt_wide[_n_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ], - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt_wide[_n_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ], - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt_wide[_n_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ], - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt_wide[_n_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ], - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt_wide[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt_wide[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt_wide[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt_wide[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt_wide[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpgt_wide[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_n_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMLE" - ], - [ - "FCMGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_n_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMLE" - ], - [ - "FCMGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_n_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLE" - ], - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_n_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLE" - ], - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_n_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLE" - ], - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_n_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLE" - ], - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_n_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLS" - ], - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_n_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLS" - ], - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_n_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLS" - ], - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_n_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLS" - ], - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple_wide[_n_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLE" - ], - [ - "CMPLE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple_wide[_n_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLE" - ], - [ - "CMPLE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple_wide[_n_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLE" - ], - [ - "CMPLE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple_wide[_n_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLS" - ], - [ - "CMPLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple_wide[_n_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLS" - ], - [ - "CMPLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple_wide[_n_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLS" - ], - [ - "CMPLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple_wide[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple_wide[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple_wide[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple_wide[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple_wide[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmple_wide[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_n_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMLT" - ], - [ - "FCMGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_n_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMLT" - ], - [ - "FCMGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_n_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLT" - ], - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_n_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLT" - ], - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_n_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLT" - ], - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_n_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLT" - ], - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_n_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLO" - ], - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_n_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLO" - ], - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_n_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLO" - ], - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_n_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLO" - ], - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPGT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt_wide[_n_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLT" - ], - [ - "CMPLT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt_wide[_n_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLT" - ], - [ - "CMPLT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt_wide[_n_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLT" - ], - [ - "CMPLT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt_wide[_n_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLO" - ], - [ - "CMPLO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt_wide[_n_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLO" - ], - [ - "CMPLO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt_wide[_n_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLO" - ], - [ - "CMPLO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt_wide[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt_wide[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt_wide[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt_wide[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt_wide[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmplt_wide[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPLO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_n_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMNE" - ], - [ - "FCMNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_n_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMNE" - ], - [ - "FCMNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_n_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ], - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_n_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ], - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_n_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ], - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_n_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ], - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_n_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ], - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_n_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ], - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_n_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ], - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_n_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ], - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne_wide[_n_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ], - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne_wide[_n_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ], - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne_wide[_n_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ], - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne_wide[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne_wide[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpne_wide[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CMPNE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpuo[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMUO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpuo[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMUO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpuo[_n_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMUO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcmpuo[_n_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCMUO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_s16]_m", - "arguments": [ - "svint16_t inactive", - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNOT" - ], - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNOT" - ], - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_s32]_m", - "arguments": [ - "svint32_t inactive", - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNOT" - ], - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNOT" - ], - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_s64]_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNOT" - ], - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNOT" - ], - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_s8]_m", - "arguments": [ - "svint8_t inactive", - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.B|Ztied.B" - }, - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNOT" - ], - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNOT" - ], - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_u16]_m", - "arguments": [ - "svuint16_t inactive", - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNOT" - ], - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNOT" - ], - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_u32]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNOT" - ], - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNOT" - ], - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_u64]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNOT" - ], - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNOT" - ], - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_u8]_m", - "arguments": [ - "svuint8_t inactive", - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.B|Ztied.B" - }, - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNOT" - ], - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNOT" - ], - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnot[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_f32]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_f64]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_s16]_m", - "arguments": [ - "svuint16_t inactive", - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_s32]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_s64]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_s8]_m", - "arguments": [ - "svuint8_t inactive", - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.B|Ztied.B" - }, - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_u16]_m", - "arguments": [ - "svuint16_t inactive", - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_u32]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_u64]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_u8]_m", - "arguments": [ - "svuint8_t inactive", - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.B|Ztied.B" - }, - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNT" - ], - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnt[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "CNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcntb", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcntb_pat", - "arguments": [ - "enum svpattern pattern" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcntd", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcntd_pat", - "arguments": [ - "enum svpattern pattern" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnth", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcnth_pat", - "arguments": [ - "enum svpattern pattern" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcntp_b16", - "arguments": [ - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Pop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcntp_b32", - "arguments": [ - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Pop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcntp_b64", - "arguments": [ - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Pop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcntp_b8", - "arguments": [ - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Pop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcntw", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcntw_pat", - "arguments": [ - "enum svpattern pattern" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcompact[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "COMPACT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcompact[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "COMPACT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcompact[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "COMPACT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcompact[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "COMPACT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcompact[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "COMPACT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcompact[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "COMPACT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcreate2[_f32]", - "arguments": [ - "svfloat32_t x0", - "svfloat32_t x1" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate2[_f64]", - "arguments": [ - "svfloat64_t x0", - "svfloat64_t x1" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate2[_s16]", - "arguments": [ - "svint16_t x0", - "svint16_t x1" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate2[_s32]", - "arguments": [ - "svint32_t x0", - "svint32_t x1" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate2[_s64]", - "arguments": [ - "svint64_t x0", - "svint64_t x1" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate2[_s8]", - "arguments": [ - "svint8_t x0", - "svint8_t x1" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate2[_u16]", - "arguments": [ - "svuint16_t x0", - "svuint16_t x1" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate2[_u32]", - "arguments": [ - "svuint32_t x0", - "svuint32_t x1" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate2[_u64]", - "arguments": [ - "svuint64_t x0", - "svuint64_t x1" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate2[_u8]", - "arguments": [ - "svuint8_t x0", - "svuint8_t x1" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate3[_f32]", - "arguments": [ - "svfloat32_t x0", - "svfloat32_t x1", - "svfloat32_t x2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate3[_f64]", - "arguments": [ - "svfloat64_t x0", - "svfloat64_t x1", - "svfloat64_t x2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate3[_s16]", - "arguments": [ - "svint16_t x0", - "svint16_t x1", - "svint16_t x2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate3[_s32]", - "arguments": [ - "svint32_t x0", - "svint32_t x1", - "svint32_t x2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate3[_s64]", - "arguments": [ - "svint64_t x0", - "svint64_t x1", - "svint64_t x2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate3[_s8]", - "arguments": [ - "svint8_t x0", - "svint8_t x1", - "svint8_t x2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate3[_u16]", - "arguments": [ - "svuint16_t x0", - "svuint16_t x1", - "svuint16_t x2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate3[_u32]", - "arguments": [ - "svuint32_t x0", - "svuint32_t x1", - "svuint32_t x2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate3[_u64]", - "arguments": [ - "svuint64_t x0", - "svuint64_t x1", - "svuint64_t x2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate3[_u8]", - "arguments": [ - "svuint8_t x0", - "svuint8_t x1", - "svuint8_t x2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate4[_f32]", - "arguments": [ - "svfloat32_t x0", - "svfloat32_t x1", - "svfloat32_t x2", - "svfloat32_t x3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate4[_f64]", - "arguments": [ - "svfloat64_t x0", - "svfloat64_t x1", - "svfloat64_t x2", - "svfloat64_t x3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate4[_s16]", - "arguments": [ - "svint16_t x0", - "svint16_t x1", - "svint16_t x2", - "svint16_t x3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate4[_s32]", - "arguments": [ - "svint32_t x0", - "svint32_t x1", - "svint32_t x2", - "svint32_t x3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate4[_s64]", - "arguments": [ - "svint64_t x0", - "svint64_t x1", - "svint64_t x2", - "svint64_t x3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate4[_s8]", - "arguments": [ - "svint8_t x0", - "svint8_t x1", - "svint8_t x2", - "svint8_t x3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate4[_u16]", - "arguments": [ - "svuint16_t x0", - "svuint16_t x1", - "svuint16_t x2", - "svuint16_t x3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate4[_u32]", - "arguments": [ - "svuint32_t x0", - "svuint32_t x1", - "svuint32_t x2", - "svuint32_t x3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate4[_u64]", - "arguments": [ - "svuint64_t x0", - "svuint64_t x1", - "svuint64_t x2", - "svuint64_t x3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcreate4[_u8]", - "arguments": [ - "svuint8_t x0", - "svuint8_t x1", - "svuint8_t x2", - "svuint8_t x3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f32[_f64]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVT" - ], - [ - "MOVPRFX", - "FCVT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f32[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVT" - ], - [ - "MOVPRFX", - "FCVT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f32[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FCVT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f32[_s32]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SCVTF" - ], - [ - "MOVPRFX", - "SCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f32[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SCVTF" - ], - [ - "MOVPRFX", - "SCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f32[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f32[_s64]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SCVTF" - ], - [ - "MOVPRFX", - "SCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f32[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SCVTF" - ], - [ - "MOVPRFX", - "SCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f32[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f32[_u32]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UCVTF" - ], - [ - "MOVPRFX", - "UCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f32[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UCVTF" - ], - [ - "MOVPRFX", - "UCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f32[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f32[_u64]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UCVTF" - ], - [ - "MOVPRFX", - "UCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f32[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UCVTF" - ], - [ - "MOVPRFX", - "UCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f32[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f64[_f32]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVT" - ], - [ - "MOVPRFX", - "FCVT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f64[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVT" - ], - [ - "MOVPRFX", - "FCVT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f64[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FCVT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f64[_s32]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SCVTF" - ], - [ - "MOVPRFX", - "SCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f64[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SCVTF" - ], - [ - "MOVPRFX", - "SCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f64[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f64[_s64]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SCVTF" - ], - [ - "MOVPRFX", - "SCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f64[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SCVTF" - ], - [ - "MOVPRFX", - "SCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f64[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f64[_u32]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UCVTF" - ], - [ - "MOVPRFX", - "UCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f64[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UCVTF" - ], - [ - "MOVPRFX", - "UCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f64[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f64[_u64]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UCVTF" - ], - [ - "MOVPRFX", - "UCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f64[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UCVTF" - ], - [ - "MOVPRFX", - "UCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_f64[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UCVTF" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_s32[_f32]_m", - "arguments": [ - "svint32_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTZS" - ], - [ - "MOVPRFX", - "FCVTZS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_s32[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTZS" - ], - [ - "MOVPRFX", - "FCVTZS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_s32[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FCVTZS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_s32[_f64]_m", - "arguments": [ - "svint32_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTZS" - ], - [ - "MOVPRFX", - "FCVTZS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_s32[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTZS" - ], - [ - "MOVPRFX", - "FCVTZS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_s32[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FCVTZS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_s64[_f32]_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTZS" - ], - [ - "MOVPRFX", - "FCVTZS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_s64[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTZS" - ], - [ - "MOVPRFX", - "FCVTZS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_s64[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FCVTZS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_s64[_f64]_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTZS" - ], - [ - "MOVPRFX", - "FCVTZS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_s64[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTZS" - ], - [ - "MOVPRFX", - "FCVTZS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_s64[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FCVTZS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_u32[_f32]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTZU" - ], - [ - "MOVPRFX", - "FCVTZU" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_u32[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTZU" - ], - [ - "MOVPRFX", - "FCVTZU" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_u32[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FCVTZU" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_u32[_f64]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTZU" - ], - [ - "MOVPRFX", - "FCVTZU" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_u32[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTZU" - ], - [ - "MOVPRFX", - "FCVTZU" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_u32[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FCVTZU" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_u64[_f32]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTZU" - ], - [ - "MOVPRFX", - "FCVTZU" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_u64[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTZU" - ], - [ - "MOVPRFX", - "FCVTZU" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_u64[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FCVTZU" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_u64[_f64]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTZU" - ], - [ - "MOVPRFX", - "FCVTZU" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_u64[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTZU" - ], - [ - "MOVPRFX", - "FCVTZU" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svcvt_u64[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FCVTZU" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcvtlt_f64[_f32]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Ztied.D" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcvtlt_f64[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Ztied.S" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcvtnt_f32[_f64]_m", - "arguments": [ - "svfloat32_t even", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcvtnt_f32[_f64]_x", - "arguments": [ - "svfloat32_t even", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcvtx_f32[_f64]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTX" - ], - [ - "MOVPRFX", - "FCVTX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcvtx_f32[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTX" - ], - [ - "MOVPRFX", - "FCVTX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcvtx_f32[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FCVTX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcvtxnt_f32[_f64]_m", - "arguments": [ - "svfloat32_t even", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTXNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svcvtxnt_f32[_f64]_x", - "arguments": [ - "svfloat32_t even", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FCVTXNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FDIV" - ], - [ - "MOVPRFX", - "FDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FDIV" - ], - [ - "FDIVR" - ], - [ - "MOVPRFX", - "FDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FDIV" - ], - [ - "MOVPRFX", - "FDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FDIV" - ], - [ - "MOVPRFX", - "FDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FDIV" - ], - [ - "FDIVR" - ], - [ - "MOVPRFX", - "FDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FDIV" - ], - [ - "MOVPRFX", - "FDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FDIV" - ], - [ - "MOVPRFX", - "FDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FDIV" - ], - [ - "FDIVR" - ], - [ - "MOVPRFX", - "FDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FDIV" - ], - [ - "MOVPRFX", - "FDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FDIV" - ], - [ - "MOVPRFX", - "FDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FDIV" - ], - [ - "FDIVR" - ], - [ - "MOVPRFX", - "FDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FDIV" - ], - [ - "MOVPRFX", - "FDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDIV" - ], - [ - "MOVPRFX", - "SDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDIV" - ], - [ - "SDIVR" - ], - [ - "MOVPRFX", - "SDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SDIV" - ], - [ - "MOVPRFX", - "SDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDIV" - ], - [ - "MOVPRFX", - "SDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDIV" - ], - [ - "SDIVR" - ], - [ - "MOVPRFX", - "SDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SDIV" - ], - [ - "MOVPRFX", - "SDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDIV" - ], - [ - "MOVPRFX", - "UDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDIV" - ], - [ - "UDIVR" - ], - [ - "MOVPRFX", - "UDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UDIV" - ], - [ - "MOVPRFX", - "UDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDIV" - ], - [ - "MOVPRFX", - "UDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDIV" - ], - [ - "UDIVR" - ], - [ - "MOVPRFX", - "UDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UDIV" - ], - [ - "MOVPRFX", - "UDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDIV" - ], - [ - "MOVPRFX", - "SDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDIV" - ], - [ - "SDIVR" - ], - [ - "MOVPRFX", - "SDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SDIV" - ], - [ - "MOVPRFX", - "SDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDIV" - ], - [ - "MOVPRFX", - "SDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDIV" - ], - [ - "SDIVR" - ], - [ - "MOVPRFX", - "SDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SDIV" - ], - [ - "MOVPRFX", - "SDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDIV" - ], - [ - "MOVPRFX", - "UDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDIV" - ], - [ - "UDIVR" - ], - [ - "MOVPRFX", - "UDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UDIV" - ], - [ - "MOVPRFX", - "UDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDIV" - ], - [ - "MOVPRFX", - "UDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDIV" - ], - [ - "UDIVR" - ], - [ - "MOVPRFX", - "UDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdiv[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UDIV" - ], - [ - "MOVPRFX", - "UDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FDIVR" - ], - [ - "MOVPRFX", - "FDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FDIVR" - ], - [ - "FDIV" - ], - [ - "MOVPRFX", - "FDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FDIVR" - ], - [ - "MOVPRFX", - "FDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FDIVR" - ], - [ - "MOVPRFX", - "FDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FDIVR" - ], - [ - "FDIV" - ], - [ - "MOVPRFX", - "FDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FDIVR" - ], - [ - "MOVPRFX", - "FDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FDIVR" - ], - [ - "MOVPRFX", - "FDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FDIVR" - ], - [ - "FDIV" - ], - [ - "MOVPRFX", - "FDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FDIVR" - ], - [ - "MOVPRFX", - "FDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FDIVR" - ], - [ - "MOVPRFX", - "FDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FDIVR" - ], - [ - "FDIV" - ], - [ - "MOVPRFX", - "FDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FDIVR" - ], - [ - "MOVPRFX", - "FDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDIVR" - ], - [ - "MOVPRFX", - "SDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDIVR" - ], - [ - "SDIV" - ], - [ - "MOVPRFX", - "SDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SDIVR" - ], - [ - "MOVPRFX", - "SDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDIVR" - ], - [ - "MOVPRFX", - "SDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDIVR" - ], - [ - "SDIV" - ], - [ - "MOVPRFX", - "SDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SDIVR" - ], - [ - "MOVPRFX", - "SDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDIVR" - ], - [ - "MOVPRFX", - "UDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDIVR" - ], - [ - "UDIV" - ], - [ - "MOVPRFX", - "UDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UDIVR" - ], - [ - "MOVPRFX", - "UDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDIVR" - ], - [ - "MOVPRFX", - "UDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDIVR" - ], - [ - "UDIV" - ], - [ - "MOVPRFX", - "UDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UDIVR" - ], - [ - "MOVPRFX", - "UDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDIVR" - ], - [ - "MOVPRFX", - "SDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDIVR" - ], - [ - "SDIV" - ], - [ - "MOVPRFX", - "SDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SDIVR" - ], - [ - "MOVPRFX", - "SDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDIVR" - ], - [ - "MOVPRFX", - "SDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDIVR" - ], - [ - "SDIV" - ], - [ - "MOVPRFX", - "SDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SDIVR" - ], - [ - "MOVPRFX", - "SDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDIVR" - ], - [ - "MOVPRFX", - "UDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDIVR" - ], - [ - "UDIV" - ], - [ - "MOVPRFX", - "UDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UDIVR" - ], - [ - "MOVPRFX", - "UDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDIVR" - ], - [ - "MOVPRFX", - "UDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDIVR" - ], - [ - "UDIV" - ], - [ - "MOVPRFX", - "UDIVR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdivr[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UDIVR" - ], - [ - "MOVPRFX", - "UDIV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdot[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDOT" - ], - [ - "MOVPRFX", - "SDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdot[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDOT" - ], - [ - "MOVPRFX", - "SDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdot[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDOT" - ], - [ - "MOVPRFX", - "UDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdot[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDOT" - ], - [ - "MOVPRFX", - "UDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdot[_s32]", - "arguments": [ - "svint32_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDOT" - ], - [ - "MOVPRFX", - "SDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdot[_s64]", - "arguments": [ - "svint64_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDOT" - ], - [ - "MOVPRFX", - "SDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdot[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDOT" - ], - [ - "MOVPRFX", - "UDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdot[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDOT" - ], - [ - "MOVPRFX", - "UDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdot_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint8_t op2", - "svint8_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDOT" - ], - [ - "MOVPRFX", - "SDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdot_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SDOT" - ], - [ - "MOVPRFX", - "SDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdot_lane[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint8_t op2", - "svuint8_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDOT" - ], - [ - "MOVPRFX", - "UDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdot_lane[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint16_t op2", - "svuint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UDOT" - ], - [ - "MOVPRFX", - "UDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_b16", - "arguments": [ - "bool op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Hop|Wop" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "FDUP" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_b32", - "arguments": [ - "bool op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Sop|Wop" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "FDUP" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_b64", - "arguments": [ - "bool op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Dop|Xop" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "FDUP" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_b8", - "arguments": [ - "bool op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Bop|Wop" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "FDUP" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_f32", - "arguments": [ - "float32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Sop|Wop" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "FDUP" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_f32_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "float32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Ztied.S" - }, - "op": { - "register": "Sop|Wop" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "FCPY" - ], - [ - "CPY" - ], - [ - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_f32_x", - "arguments": [ - "svbool_t pg", - "float32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Sop|Wop" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP" - ], - [ - "FCPY" - ], - [ - "FDUP" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_f32_z", - "arguments": [ - "svbool_t pg", - "float32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Sop|Wop" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP", - "FCPY" - ], - [ - "DUP", - "CPY" - ], - [ - "MOVPRFX", - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_f64", - "arguments": [ - "float64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Dop|Xop" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "FDUP" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_f64_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "float64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Ztied.D" - }, - "op": { - "register": "Dop|Xop" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "FCPY" - ], - [ - "CPY" - ], - [ - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_f64_x", - "arguments": [ - "svbool_t pg", - "float64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Dop|Xop" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP" - ], - [ - "FCPY" - ], - [ - "FDUP" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_f64_z", - "arguments": [ - "svbool_t pg", - "float64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Dop|Xop" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP", - "FCPY" - ], - [ - "DUP", - "CPY" - ], - [ - "MOVPRFX", - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_s16", - "arguments": [ - "int16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Hop|Wop" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "FDUP" - ], - [ - "DUPM" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_s16_m", - "arguments": [ - "svint16_t inactive", - "svbool_t pg", - "int16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Ztied.H" - }, - "op": { - "register": "Hop|Wop" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "FCPY" - ], - [ - "CPY" - ], - [ - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_s16_x", - "arguments": [ - "svbool_t pg", - "int16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Hop|Wop" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP" - ], - [ - "FCPY" - ], - [ - "FDUP" - ], - [ - "DUPM" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_s16_z", - "arguments": [ - "svbool_t pg", - "int16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Hop|Wop" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP", - "FCPY" - ], - [ - "DUP", - "CPY" - ], - [ - "MOVPRFX", - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_s32", - "arguments": [ - "int32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Sop|Wop" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "FDUP" - ], - [ - "DUPM" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_s32_m", - "arguments": [ - "svint32_t inactive", - "svbool_t pg", - "int32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Ztied.S" - }, - "op": { - "register": "Sop|Wop" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "FCPY" - ], - [ - "CPY" - ], - [ - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_s32_x", - "arguments": [ - "svbool_t pg", - "int32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Sop|Wop" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP" - ], - [ - "FCPY" - ], - [ - "FDUP" - ], - [ - "DUPM" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_s32_z", - "arguments": [ - "svbool_t pg", - "int32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Sop|Wop" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP", - "FCPY" - ], - [ - "DUP", - "CPY" - ], - [ - "MOVPRFX", - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_s64", - "arguments": [ - "int64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Dop|Xop" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "FDUP" - ], - [ - "DUPM" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_s64_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "int64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Ztied.D" - }, - "op": { - "register": "Dop|Xop" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "FCPY" - ], - [ - "CPY" - ], - [ - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_s64_x", - "arguments": [ - "svbool_t pg", - "int64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Dop|Xop" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP" - ], - [ - "FCPY" - ], - [ - "FDUP" - ], - [ - "DUPM" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_s64_z", - "arguments": [ - "svbool_t pg", - "int64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Dop|Xop" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP", - "FCPY" - ], - [ - "DUP", - "CPY" - ], - [ - "MOVPRFX", - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_s8", - "arguments": [ - "int8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Bop|Wop" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "FDUP" - ], - [ - "DUPM" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_s8_m", - "arguments": [ - "svint8_t inactive", - "svbool_t pg", - "int8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Ztied.B" - }, - "op": { - "register": "Bop|Wop" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "FCPY" - ], - [ - "CPY" - ], - [ - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_s8_x", - "arguments": [ - "svbool_t pg", - "int8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Bop|Wop" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP" - ], - [ - "FCPY" - ], - [ - "FDUP" - ], - [ - "DUPM" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_s8_z", - "arguments": [ - "svbool_t pg", - "int8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Bop|Wop" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP", - "FCPY" - ], - [ - "DUP", - "CPY" - ], - [ - "MOVPRFX", - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_u16", - "arguments": [ - "uint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Hop|Wop" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "FDUP" - ], - [ - "DUPM" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_u16_m", - "arguments": [ - "svuint16_t inactive", - "svbool_t pg", - "uint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Ztied.H" - }, - "op": { - "register": "Hop|Wop" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "FCPY" - ], - [ - "CPY" - ], - [ - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_u16_x", - "arguments": [ - "svbool_t pg", - "uint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Hop|Wop" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP" - ], - [ - "FCPY" - ], - [ - "FDUP" - ], - [ - "DUPM" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_u16_z", - "arguments": [ - "svbool_t pg", - "uint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Hop|Wop" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP", - "FCPY" - ], - [ - "DUP", - "CPY" - ], - [ - "MOVPRFX", - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_u32", - "arguments": [ - "uint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Sop|Wop" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "FDUP" - ], - [ - "DUPM" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_u32_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "uint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Ztied.S" - }, - "op": { - "register": "Sop|Wop" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "FCPY" - ], - [ - "CPY" - ], - [ - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_u32_x", - "arguments": [ - "svbool_t pg", - "uint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Sop|Wop" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP" - ], - [ - "FCPY" - ], - [ - "FDUP" - ], - [ - "DUPM" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_u32_z", - "arguments": [ - "svbool_t pg", - "uint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Sop|Wop" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP", - "FCPY" - ], - [ - "DUP", - "CPY" - ], - [ - "MOVPRFX", - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_u64", - "arguments": [ - "uint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Dop|Xop" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "FDUP" - ], - [ - "DUPM" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_u64_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "uint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Ztied.D" - }, - "op": { - "register": "Dop|Xop" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "FCPY" - ], - [ - "CPY" - ], - [ - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_u64_x", - "arguments": [ - "svbool_t pg", - "uint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Dop|Xop" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP" - ], - [ - "FCPY" - ], - [ - "FDUP" - ], - [ - "DUPM" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_u64_z", - "arguments": [ - "svbool_t pg", - "uint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Dop|Xop" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP", - "FCPY" - ], - [ - "DUP", - "CPY" - ], - [ - "MOVPRFX", - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_u8", - "arguments": [ - "uint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Bop|Wop" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "FDUP" - ], - [ - "DUPM" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_u8_m", - "arguments": [ - "svuint8_t inactive", - "svbool_t pg", - "uint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Ztied.B" - }, - "op": { - "register": "Bop|Wop" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "FCPY" - ], - [ - "CPY" - ], - [ - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_u8_x", - "arguments": [ - "svbool_t pg", - "uint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Bop|Wop" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP" - ], - [ - "FCPY" - ], - [ - "FDUP" - ], - [ - "DUPM" - ], - [ - "DUP" - ], - [ - "DUP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup[_n]_u8_z", - "arguments": [ - "svbool_t pg", - "uint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Bop|Wop" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CPY" - ], - [ - "DUP", - "FCPY" - ], - [ - "DUP", - "CPY" - ], - [ - "MOVPRFX", - "CPY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup_lane[_f32]", - "arguments": [ - "svfloat32_t data", - "uint32_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "index": { - "register": "Zindex.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup_lane[_f64]", - "arguments": [ - "svfloat64_t data", - "uint64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "index": { - "register": "Zindex.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup_lane[_s16]", - "arguments": [ - "svint16_t data", - "uint16_t index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.H" - }, - "index": { - "register": "Zindex.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup_lane[_s32]", - "arguments": [ - "svint32_t data", - "uint32_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "index": { - "register": "Zindex.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup_lane[_s64]", - "arguments": [ - "svint64_t data", - "uint64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "index": { - "register": "Zindex.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup_lane[_s8]", - "arguments": [ - "svint8_t data", - "uint8_t index" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.B" - }, - "index": { - "register": "Zindex.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup_lane[_u16]", - "arguments": [ - "svuint16_t data", - "uint16_t index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.H" - }, - "index": { - "register": "Zindex.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup_lane[_u32]", - "arguments": [ - "svuint32_t data", - "uint32_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "index": { - "register": "Zindex.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup_lane[_u64]", - "arguments": [ - "svuint64_t data", - "uint64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "index": { - "register": "Zindex.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdup_lane[_u8]", - "arguments": [ - "svuint8_t data", - "uint8_t index" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.B" - }, - "index": { - "register": "Zindex.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdupq[_n]_b16", - "arguments": [ - "bool x0", - "bool x1", - "bool x2", - "bool x3", - "bool x4", - "bool x5", - "bool x6", - "bool x7" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svdupq[_n]_b32", - "arguments": [ - "bool x0", - "bool x1", - "bool x2", - "bool x3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svdupq[_n]_b64", - "arguments": [ - "bool x0", - "bool x1" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svdupq[_n]_b8", - "arguments": [ - "bool x0", - "bool x1", - "bool x2", - "bool x3", - "bool x4", - "bool x5", - "bool x6", - "bool x7", - "bool x8", - "bool x9", - "bool x10", - "bool x11", - "bool x12", - "bool x13", - "bool x14", - "bool x15" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svdupq[_n]_f32", - "arguments": [ - "float32_t x0", - "float32_t x1", - "float32_t x2", - "float32_t x3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svdupq[_n]_f64", - "arguments": [ - "float64_t x0", - "float64_t x1" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svdupq[_n]_s16", - "arguments": [ - "int16_t x0", - "int16_t x1", - "int16_t x2", - "int16_t x3", - "int16_t x4", - "int16_t x5", - "int16_t x6", - "int16_t x7" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svdupq[_n]_s32", - "arguments": [ - "int32_t x0", - "int32_t x1", - "int32_t x2", - "int32_t x3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svdupq[_n]_s64", - "arguments": [ - "int64_t x0", - "int64_t x1" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svdupq[_n]_s8", - "arguments": [ - "int8_t x0", - "int8_t x1", - "int8_t x2", - "int8_t x3", - "int8_t x4", - "int8_t x5", - "int8_t x6", - "int8_t x7", - "int8_t x8", - "int8_t x9", - "int8_t x10", - "int8_t x11", - "int8_t x12", - "int8_t x13", - "int8_t x14", - "int8_t x15" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svdupq[_n]_u16", - "arguments": [ - "uint16_t x0", - "uint16_t x1", - "uint16_t x2", - "uint16_t x3", - "uint16_t x4", - "uint16_t x5", - "uint16_t x6", - "uint16_t x7" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svdupq[_n]_u32", - "arguments": [ - "uint32_t x0", - "uint32_t x1", - "uint32_t x2", - "uint32_t x3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svdupq[_n]_u64", - "arguments": [ - "uint64_t x0", - "uint64_t x1" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svdupq[_n]_u8", - "arguments": [ - "uint8_t x0", - "uint8_t x1", - "uint8_t x2", - "uint8_t x3", - "uint8_t x4", - "uint8_t x5", - "uint8_t x6", - "uint8_t x7", - "uint8_t x8", - "uint8_t x9", - "uint8_t x10", - "uint8_t x11", - "uint8_t x12", - "uint8_t x13", - "uint8_t x14", - "uint8_t x15" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svdupq_lane[_f32]", - "arguments": [ - "svfloat32_t data", - "uint64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D|Zdata.Q" - }, - "{2 * index, 2 * index + 1, 2 * index, 2 * index + 1, …}": { - "register": "Zindices_d.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdupq_lane[_f64]", - "arguments": [ - "svfloat64_t data", - "uint64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D|Zdata.Q" - }, - "{2 * index, 2 * index + 1, 2 * index, 2 * index + 1, …}": { - "register": "Zindices_d.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdupq_lane[_s16]", - "arguments": [ - "svint16_t data", - "uint64_t index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D|Zdata.Q" - }, - "{2 * index, 2 * index + 1, 2 * index, 2 * index + 1, …}": { - "register": "Zindices_d.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdupq_lane[_s32]", - "arguments": [ - "svint32_t data", - "uint64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D|Zdata.Q" - }, - "{2 * index, 2 * index + 1, 2 * index, 2 * index + 1, …}": { - "register": "Zindices_d.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdupq_lane[_s64]", - "arguments": [ - "svint64_t data", - "uint64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D|Zdata.Q" - }, - "{2 * index, 2 * index + 1, 2 * index, 2 * index + 1, …}": { - "register": "Zindices_d.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdupq_lane[_s8]", - "arguments": [ - "svint8_t data", - "uint64_t index" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D|Zdata.Q" - }, - "{2 * index, 2 * index + 1, 2 * index, 2 * index + 1, …}": { - "register": "Zindices_d.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdupq_lane[_u16]", - "arguments": [ - "svuint16_t data", - "uint64_t index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D|Zdata.Q" - }, - "{2 * index, 2 * index + 1, 2 * index, 2 * index + 1, …}": { - "register": "Zindices_d.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdupq_lane[_u32]", - "arguments": [ - "svuint32_t data", - "uint64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D|Zdata.Q" - }, - "{2 * index, 2 * index + 1, 2 * index, 2 * index + 1, …}": { - "register": "Zindices_d.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdupq_lane[_u64]", - "arguments": [ - "svuint64_t data", - "uint64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D|Zdata.Q" - }, - "{2 * index, 2 * index + 1, 2 * index, 2 * index + 1, …}": { - "register": "Zindices_d.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svdupq_lane[_u8]", - "arguments": [ - "svuint8_t data", - "uint64_t index" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D|Zdata.Q" - }, - "{2 * index, 2 * index + 1, 2 * index, 2 * index + 1, …}": { - "register": "Zindices_d.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "DUP" - ], - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveor3[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H[*]|Ztied3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "MOVPRFX", - "EOR3" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveor3[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "MOVPRFX", - "EOR3" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveor3[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "MOVPRFX", - "EOR3" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveor3[_n_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B[*]|Ztied3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "MOVPRFX", - "EOR3" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveor3[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H[*]|Ztied3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "MOVPRFX", - "EOR3" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveor3[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "MOVPRFX", - "EOR3" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveor3[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "MOVPRFX", - "EOR3" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveor3[_n_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B[*]|Ztied3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "MOVPRFX", - "EOR3" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveor3[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H|Ztied3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "MOVPRFX", - "EOR3" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveor3[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "MOVPRFX", - "EOR3" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveor3[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "MOVPRFX", - "EOR3" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveor3[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B|Ztied3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "MOVPRFX", - "EOR3" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveor3[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H|Ztied3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "MOVPRFX", - "EOR3" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveor3[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "MOVPRFX", - "EOR3" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveor3[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "MOVPRFX", - "EOR3" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveor3[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B|Ztied3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "EOR3" - ], - [ - "MOVPRFX", - "EOR3" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_b]_z", - "arguments": [ - "svbool_t pg", - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Pop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ], - [ - "EOR" - ], - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveor[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "EOR" - ], - [ - "MOVPRFX", - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveorbt[_n_s16]", - "arguments": [ - "svint16_t odd", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "odd": { - "register": "Zodd.H|Ztied.H" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORBT" - ], - [ - "MOVPRFX", - "EORBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveorbt[_n_s32]", - "arguments": [ - "svint32_t odd", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "odd": { - "register": "Zodd.S|Ztied.S" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORBT" - ], - [ - "MOVPRFX", - "EORBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveorbt[_n_s64]", - "arguments": [ - "svint64_t odd", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "odd": { - "register": "Zodd.D|Ztied.D" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORBT" - ], - [ - "MOVPRFX", - "EORBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveorbt[_n_s8]", - "arguments": [ - "svint8_t odd", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "odd": { - "register": "Zodd.B|Ztied.B" - }, - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORBT" - ], - [ - "MOVPRFX", - "EORBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveorbt[_n_u16]", - "arguments": [ - "svuint16_t odd", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "odd": { - "register": "Zodd.H|Ztied.H" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORBT" - ], - [ - "MOVPRFX", - "EORBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveorbt[_n_u32]", - "arguments": [ - "svuint32_t odd", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "odd": { - "register": "Zodd.S|Ztied.S" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORBT" - ], - [ - "MOVPRFX", - "EORBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveorbt[_n_u64]", - "arguments": [ - "svuint64_t odd", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "odd": { - "register": "Zodd.D|Ztied.D" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORBT" - ], - [ - "MOVPRFX", - "EORBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveorbt[_n_u8]", - "arguments": [ - "svuint8_t odd", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "odd": { - "register": "Zodd.B|Ztied.B" - }, - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORBT" - ], - [ - "MOVPRFX", - "EORBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveorbt[_s16]", - "arguments": [ - "svint16_t odd", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "odd": { - "register": "Zodd.H|Ztied.H" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORBT" - ], - [ - "MOVPRFX", - "EORBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveorbt[_s32]", - "arguments": [ - "svint32_t odd", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "odd": { - "register": "Zodd.S|Ztied.S" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORBT" - ], - [ - "MOVPRFX", - "EORBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveorbt[_s64]", - "arguments": [ - "svint64_t odd", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "odd": { - "register": "Zodd.D|Ztied.D" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORBT" - ], - [ - "MOVPRFX", - "EORBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveorbt[_s8]", - "arguments": [ - "svint8_t odd", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "odd": { - "register": "Zodd.B|Ztied.B" - }, - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORBT" - ], - [ - "MOVPRFX", - "EORBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveorbt[_u16]", - "arguments": [ - "svuint16_t odd", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "odd": { - "register": "Zodd.H|Ztied.H" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORBT" - ], - [ - "MOVPRFX", - "EORBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveorbt[_u32]", - "arguments": [ - "svuint32_t odd", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "odd": { - "register": "Zodd.S|Ztied.S" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORBT" - ], - [ - "MOVPRFX", - "EORBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveorbt[_u64]", - "arguments": [ - "svuint64_t odd", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "odd": { - "register": "Zodd.D|Ztied.D" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORBT" - ], - [ - "MOVPRFX", - "EORBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveorbt[_u8]", - "arguments": [ - "svuint8_t odd", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "odd": { - "register": "Zodd.B|Ztied.B" - }, - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORBT" - ], - [ - "MOVPRFX", - "EORBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveortb[_n_s16]", - "arguments": [ - "svint16_t even", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Zeven.H|Ztied.H" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORTB" - ], - [ - "MOVPRFX", - "EORTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveortb[_n_s32]", - "arguments": [ - "svint32_t even", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Zeven.S|Ztied.S" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORTB" - ], - [ - "MOVPRFX", - "EORTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveortb[_n_s64]", - "arguments": [ - "svint64_t even", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Zeven.D|Ztied.D" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORTB" - ], - [ - "MOVPRFX", - "EORTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveortb[_n_s8]", - "arguments": [ - "svint8_t even", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Zeven.B|Ztied.B" - }, - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORTB" - ], - [ - "MOVPRFX", - "EORTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveortb[_n_u16]", - "arguments": [ - "svuint16_t even", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Zeven.H|Ztied.H" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORTB" - ], - [ - "MOVPRFX", - "EORTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveortb[_n_u32]", - "arguments": [ - "svuint32_t even", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Zeven.S|Ztied.S" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORTB" - ], - [ - "MOVPRFX", - "EORTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveortb[_n_u64]", - "arguments": [ - "svuint64_t even", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Zeven.D|Ztied.D" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORTB" - ], - [ - "MOVPRFX", - "EORTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveortb[_n_u8]", - "arguments": [ - "svuint8_t even", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Zeven.B|Ztied.B" - }, - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORTB" - ], - [ - "MOVPRFX", - "EORTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveortb[_s16]", - "arguments": [ - "svint16_t even", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Zeven.H|Ztied.H" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORTB" - ], - [ - "MOVPRFX", - "EORTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveortb[_s32]", - "arguments": [ - "svint32_t even", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Zeven.S|Ztied.S" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORTB" - ], - [ - "MOVPRFX", - "EORTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveortb[_s64]", - "arguments": [ - "svint64_t even", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Zeven.D|Ztied.D" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORTB" - ], - [ - "MOVPRFX", - "EORTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveortb[_s8]", - "arguments": [ - "svint8_t even", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Zeven.B|Ztied.B" - }, - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORTB" - ], - [ - "MOVPRFX", - "EORTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveortb[_u16]", - "arguments": [ - "svuint16_t even", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Zeven.H|Ztied.H" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORTB" - ], - [ - "MOVPRFX", - "EORTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveortb[_u32]", - "arguments": [ - "svuint32_t even", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Zeven.S|Ztied.S" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORTB" - ], - [ - "MOVPRFX", - "EORTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveortb[_u64]", - "arguments": [ - "svuint64_t even", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Zeven.D|Ztied.D" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORTB" - ], - [ - "MOVPRFX", - "EORTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "sveortb[_u8]", - "arguments": [ - "svuint8_t even", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Zeven.B|Ztied.B" - }, - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORTB" - ], - [ - "MOVPRFX", - "EORTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveorv[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "int16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveorv[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveorv[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveorv[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "int8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveorv[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "uint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveorv[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveorv[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "sveorv[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "uint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EORV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svexpa[_f32]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FEXPA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svexpa[_f64]", - "arguments": [ - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FEXPA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svext[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 63 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EXT" - ], - [ - "MOVPRFX", - "EXT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svext[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 31 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EXT" - ], - [ - "MOVPRFX", - "EXT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svext[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 127 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EXT" - ], - [ - "MOVPRFX", - "EXT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svext[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 63 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EXT" - ], - [ - "MOVPRFX", - "EXT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svext[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 31 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EXT" - ], - [ - "MOVPRFX", - "EXT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svext[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 255 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EXT" - ], - [ - "MOVPRFX", - "EXT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svext[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 127 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EXT" - ], - [ - "MOVPRFX", - "EXT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svext[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 63 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EXT" - ], - [ - "MOVPRFX", - "EXT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svext[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 31 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EXT" - ], - [ - "MOVPRFX", - "EXT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svext[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 255 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EXT" - ], - [ - "MOVPRFX", - "EXT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_s16]_m", - "arguments": [ - "svint16_t inactive", - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SXTB" - ], - [ - "MOVPRFX", - "SXTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SXTB" - ], - [ - "MOVPRFX", - "SXTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SXTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_s32]_m", - "arguments": [ - "svint32_t inactive", - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SXTB" - ], - [ - "MOVPRFX", - "SXTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SXTB" - ], - [ - "MOVPRFX", - "SXTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SXTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_s64]_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SXTB" - ], - [ - "MOVPRFX", - "SXTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SXTB" - ], - [ - "MOVPRFX", - "SXTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SXTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_u16]_m", - "arguments": [ - "svuint16_t inactive", - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTB" - ], - [ - "MOVPRFX", - "UXTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTB" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UXTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_u32]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTB" - ], - [ - "MOVPRFX", - "UXTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTB" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UXTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_u64]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTB" - ], - [ - "MOVPRFX", - "UXTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTB" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextb[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UXTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svexth[_s32]_m", - "arguments": [ - "svint32_t inactive", - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SXTH" - ], - [ - "MOVPRFX", - "SXTH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svexth[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SXTH" - ], - [ - "MOVPRFX", - "SXTH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svexth[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SXTH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svexth[_s64]_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SXTH" - ], - [ - "MOVPRFX", - "SXTH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svexth[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SXTH" - ], - [ - "MOVPRFX", - "SXTH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svexth[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SXTH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svexth[_u32]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTH" - ], - [ - "MOVPRFX", - "UXTH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svexth[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTH" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svexth[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UXTH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svexth[_u64]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTH" - ], - [ - "MOVPRFX", - "UXTH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svexth[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTH" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svexth[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UXTH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextw[_s64]_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SXTW" - ], - [ - "MOVPRFX", - "SXTW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextw[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SXTW" - ], - [ - "MOVPRFX", - "SXTW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextw[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SXTW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextw[_u64]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTW" - ], - [ - "MOVPRFX", - "UXTW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextw[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UXTW" - ], - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svextw[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UXTW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svget2[_f32]", - "arguments": [ - "svfloat32x2_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget2[_f64]", - "arguments": [ - "svfloat64x2_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget2[_s16]", - "arguments": [ - "svint16x2_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget2[_s32]", - "arguments": [ - "svint32x2_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget2[_s64]", - "arguments": [ - "svint64x2_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget2[_s8]", - "arguments": [ - "svint8x2_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget2[_u16]", - "arguments": [ - "svuint16x2_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget2[_u32]", - "arguments": [ - "svuint32x2_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget2[_u64]", - "arguments": [ - "svuint64x2_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget2[_u8]", - "arguments": [ - "svuint8x2_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget3[_f32]", - "arguments": [ - "svfloat32x3_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget3[_f64]", - "arguments": [ - "svfloat64x3_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget3[_s16]", - "arguments": [ - "svint16x3_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget3[_s32]", - "arguments": [ - "svint32x3_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget3[_s64]", - "arguments": [ - "svint64x3_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget3[_s8]", - "arguments": [ - "svint8x3_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget3[_u16]", - "arguments": [ - "svuint16x3_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget3[_u32]", - "arguments": [ - "svuint32x3_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget3[_u64]", - "arguments": [ - "svuint64x3_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget3[_u8]", - "arguments": [ - "svuint8x3_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget4[_f32]", - "arguments": [ - "svfloat32x4_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget4[_f64]", - "arguments": [ - "svfloat64x4_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget4[_s16]", - "arguments": [ - "svint16x4_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget4[_s32]", - "arguments": [ - "svint32x4_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget4[_s64]", - "arguments": [ - "svint64x4_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget4[_s8]", - "arguments": [ - "svint8x4_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget4[_u16]", - "arguments": [ - "svuint16x4_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget4[_u32]", - "arguments": [ - "svuint32x4_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget4[_u64]", - "arguments": [ - "svuint64x4_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svget4[_u8]", - "arguments": [ - "svuint8x4_t tuple", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHADD" - ], - [ - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHADD" - ], - [ - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHADD" - ], - [ - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHADD" - ], - [ - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHADD" - ], - [ - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHADD" - ], - [ - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHADD" - ], - [ - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHADD" - ], - [ - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHADD" - ], - [ - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHADD" - ], - [ - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHADD" - ], - [ - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHADD" - ], - [ - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHADD" - ], - [ - "MOVPRFX", - "SHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHADD" - ], - [ - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHADD" - ], - [ - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHADD" - ], - [ - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHADD" - ], - [ - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhadd[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHADD" - ], - [ - "MOVPRFX", - "UHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhistcnt[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "HISTCNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhistcnt[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "HISTCNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhistcnt[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "HISTCNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhistcnt[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "HISTCNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhistseg[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "HISTSEG" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhistseg[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "HISTSEG" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUB" - ], - [ - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUB" - ], - [ - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUB" - ], - [ - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUB" - ], - [ - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUB" - ], - [ - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUB" - ], - [ - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUB" - ], - [ - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUB" - ], - [ - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUB" - ], - [ - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUB" - ], - [ - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUB" - ], - [ - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUB" - ], - [ - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUB" - ], - [ - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUB" - ], - [ - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUB" - ], - [ - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUB" - ], - [ - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsub[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUBR" - ], - [ - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUBR" - ], - [ - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUBR" - ], - [ - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUBR" - ], - [ - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUBR" - ], - [ - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUBR" - ], - [ - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUBR" - ], - [ - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUBR" - ], - [ - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUBR" - ], - [ - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUBR" - ], - [ - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUBR" - ], - [ - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHSUBR" - ], - [ - "SHSUB" - ], - [ - "MOVPRFX", - "SHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SHSUBR" - ], - [ - "MOVPRFX", - "SHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUBR" - ], - [ - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUBR" - ], - [ - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUBR" - ], - [ - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UHSUBR" - ], - [ - "UHSUB" - ], - [ - "MOVPRFX", - "UHSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svhsubr[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UHSUBR" - ], - [ - "MOVPRFX", - "UHSUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svindex_s16", - "arguments": [ - "int16_t base", - "int16_t step" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Wbase" - }, - "step": { - "register": "Wstep" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INDEX" - ], - [ - "INDEX" - ], - [ - "INDEX" - ], - [ - "INDEX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svindex_s32", - "arguments": [ - "int32_t base", - "int32_t step" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Wbase" - }, - "step": { - "register": "Wstep" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INDEX" - ], - [ - "INDEX" - ], - [ - "INDEX" - ], - [ - "INDEX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svindex_s64", - "arguments": [ - "int64_t base", - "int64_t step" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "step": { - "register": "Xstep" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INDEX" - ], - [ - "INDEX" - ], - [ - "INDEX" - ], - [ - "INDEX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svindex_s8", - "arguments": [ - "int8_t base", - "int8_t step" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Wbase" - }, - "step": { - "register": "Wstep" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INDEX" - ], - [ - "INDEX" - ], - [ - "INDEX" - ], - [ - "INDEX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svindex_u16", - "arguments": [ - "uint16_t base", - "uint16_t step" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Wbase" - }, - "step": { - "register": "Wstep" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INDEX" - ], - [ - "INDEX" - ], - [ - "INDEX" - ], - [ - "INDEX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svindex_u32", - "arguments": [ - "uint32_t base", - "uint32_t step" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Wbase" - }, - "step": { - "register": "Wstep" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INDEX" - ], - [ - "INDEX" - ], - [ - "INDEX" - ], - [ - "INDEX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svindex_u64", - "arguments": [ - "uint64_t base", - "uint64_t step" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "step": { - "register": "Xstep" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INDEX" - ], - [ - "INDEX" - ], - [ - "INDEX" - ], - [ - "INDEX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svindex_u8", - "arguments": [ - "uint8_t base", - "uint8_t step" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Wbase" - }, - "step": { - "register": "Wstep" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INDEX" - ], - [ - "INDEX" - ], - [ - "INDEX" - ], - [ - "INDEX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svinsr[_n_f32]", - "arguments": [ - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Sop2|Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INSR" - ], - [ - "INSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svinsr[_n_f64]", - "arguments": [ - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Dop2|Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INSR" - ], - [ - "INSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svinsr[_n_s16]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Hop2|Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INSR" - ], - [ - "INSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svinsr[_n_s32]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Sop2|Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INSR" - ], - [ - "INSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svinsr[_n_s64]", - "arguments": [ - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Dop2|Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INSR" - ], - [ - "INSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svinsr[_n_s8]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Bop2|Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INSR" - ], - [ - "INSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svinsr[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Hop2|Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INSR" - ], - [ - "INSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svinsr[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Sop2|Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INSR" - ], - [ - "INSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svinsr[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Dop2|Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INSR" - ], - [ - "INSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svinsr[_n_u8]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Bop2|Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "INSR" - ], - [ - "INSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlasta[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "float32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTA" - ], - [ - "LASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlasta[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "float64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTA" - ], - [ - "LASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlasta[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "int16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTA" - ], - [ - "LASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlasta[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTA" - ], - [ - "LASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlasta[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTA" - ], - [ - "LASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlasta[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "int8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTA" - ], - [ - "LASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlasta[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "uint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTA" - ], - [ - "LASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlasta[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTA" - ], - [ - "LASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlasta[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTA" - ], - [ - "LASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlasta[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "uint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTA" - ], - [ - "LASTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlastb[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "float32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTB" - ], - [ - "LASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlastb[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "float64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTB" - ], - [ - "LASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlastb[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "int16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTB" - ], - [ - "LASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlastb[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTB" - ], - [ - "LASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlastb[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTB" - ], - [ - "LASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlastb[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "int8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTB" - ], - [ - "LASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlastb[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "uint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTB" - ], - [ - "LASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlastb[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTB" - ], - [ - "LASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlastb[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTB" - ], - [ - "LASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlastb[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "uint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LASTB" - ], - [ - "LASTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ], - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1[_s16]", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ], - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1[_s8]", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1[_u16]", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ], - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1[_u8]", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u32base]_f32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u32base]_index_f32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u32base]_index_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u32base]_index_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u32base]_offset_f32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u32base]_offset_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u32base]_offset_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u32base]_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u32base]_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u64base]_f64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u64base]_index_f64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ], - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u64base]_index_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ], - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u64base]_index_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ], - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u64base]_offset_f64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ], - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ], - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ], - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[s32]index[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[s32]index[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[s32]index[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[s32]offset[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[s32]offset[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[s32]offset[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[s64]index[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[s64]index[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[s64]index[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[s64]offset[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[s64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[s64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[u32]index[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[u32]index[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[u32]index[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[u32]offset[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[u32]offset[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[u32]offset[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[u64]index[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[u64]index[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[u64]index[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[u64]offset[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[u64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_gather_[u64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_vnum[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_vnum[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ], - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_vnum[_s16]", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_vnum[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_vnum[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ], - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_vnum[_s8]", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_vnum[_u16]", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_vnum[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_vnum[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1D" - ], - [ - "LD1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1_vnum[_u8]", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ro[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1ROW" - ], - [ - "LD1ROW" - ], - [ - "LD1ROW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ro[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1ROD" - ], - [ - "LD1ROD" - ], - [ - "LD1ROD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ro[_s16]", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1ROH" - ], - [ - "LD1ROH" - ], - [ - "LD1ROH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ro[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1ROW" - ], - [ - "LD1ROW" - ], - [ - "LD1ROW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ro[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1ROD" - ], - [ - "LD1ROD" - ], - [ - "LD1ROD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ro[_s8]", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1ROB" - ], - [ - "LD1ROB" - ], - [ - "LD1ROB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ro[_u16]", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1ROH" - ], - [ - "LD1ROH" - ], - [ - "LD1ROH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ro[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1ROW" - ], - [ - "LD1ROW" - ], - [ - "LD1ROW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ro[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1ROD" - ], - [ - "LD1ROD" - ], - [ - "LD1ROD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ro[_u8]", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1ROB" - ], - [ - "LD1ROB" - ], - [ - "LD1ROB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1rq[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1RQW" - ], - [ - "LD1RQW" - ], - [ - "LD1RQW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1rq[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1RQD" - ], - [ - "LD1RQD" - ], - [ - "LD1RQD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1rq[_s16]", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1RQH" - ], - [ - "LD1RQH" - ], - [ - "LD1RQH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1rq[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1RQW" - ], - [ - "LD1RQW" - ], - [ - "LD1RQW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1rq[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1RQD" - ], - [ - "LD1RQD" - ], - [ - "LD1RQD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1rq[_s8]", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1RQB" - ], - [ - "LD1RQB" - ], - [ - "LD1RQB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1rq[_u16]", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1RQH" - ], - [ - "LD1RQH" - ], - [ - "LD1RQH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1rq[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1RQW" - ], - [ - "LD1RQW" - ], - [ - "LD1RQW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1rq[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1RQD" - ], - [ - "LD1RQD" - ], - [ - "LD1RQD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1rq[_u8]", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1RQB" - ], - [ - "LD1RQB" - ], - [ - "LD1RQB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_gather[_u32base]_offset_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ], - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_gather[_u32base]_offset_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ], - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_gather[_u32base]_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_gather[_u32base]_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ], - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ], - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_gather_[s32]offset_s32", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_gather_[s32]offset_u32", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_gather_[u32]offset_s32", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_gather_[u32]offset_u32", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_s16", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ], - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_s32", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ], - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_s64", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ], - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_u16", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ], - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_u32", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ], - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_u64", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ], - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_vnum_s16", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ], - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_vnum_s32", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ], - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_vnum_s64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ], - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_vnum_u16", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ], - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_vnum_u32", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ], - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sb_vnum_u64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SB" - ], - [ - "LD1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather[_u32base]_index_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ], - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather[_u32base]_index_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ], - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather[_u32base]_offset_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ], - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather[_u32base]_offset_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ], - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather[_u32base]_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather[_u32base]_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather[_u64base]_index_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ], - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather[_u64base]_index_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ], - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ], - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ], - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather_[s32]index_s32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather_[s32]index_u32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather_[s32]offset_s32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather_[s32]offset_u32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather_[s64]index_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather_[s64]index_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather_[u32]index_s32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather_[u32]index_u32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather_[u32]offset_s32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather_[u32]offset_u32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather_[u64]index_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather_[u64]index_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_s32", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ], - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ], - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_u32", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ], - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ], - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_vnum_s32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ], - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_vnum_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ], - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_vnum_u32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ], - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sh_vnum_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SH" - ], - [ - "LD1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_gather[_u64base]_index_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ], - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_gather[_u64base]_index_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ], - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ], - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ], - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_gather_[s64]index_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_gather_[s64]index_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_gather_[u64]index_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_gather_[u64]index_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ], - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ], - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_vnum_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ], - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1sw_vnum_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1SW" - ], - [ - "LD1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_gather[_u32base]_offset_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_gather[_u32base]_offset_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_gather[_u32base]_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_gather[_u32base]_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_gather_[s32]offset_s32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_gather_[s32]offset_u32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_gather_[u32]offset_s32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_gather_[u32]offset_u32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_s16", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_s32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_s64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_u16", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_u32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_u64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_vnum_s16", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_vnum_s32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_vnum_s64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_vnum_u16", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_vnum_u32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1ub_vnum_u64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1B" - ], - [ - "LD1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather[_u32base]_index_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather[_u32base]_index_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather[_u32base]_offset_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather[_u32base]_offset_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather[_u32base]_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather[_u32base]_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather[_u64base]_index_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather[_u64base]_index_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather_[s32]index_s32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather_[s32]index_u32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather_[s32]offset_s32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather_[s32]offset_u32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather_[s64]index_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather_[s64]index_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather_[u32]index_s32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather_[u32]index_u32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather_[u32]offset_s32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather_[u32]offset_u32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather_[u64]index_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather_[u64]index_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_s32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_u32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_vnum_s32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_vnum_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_vnum_u32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uh_vnum_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1H" - ], - [ - "LD1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_gather[_u64base]_index_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_gather[_u64base]_index_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_gather_[s64]index_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_gather_[s64]index_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_gather_[u64]index_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_gather_[u64]index_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_vnum_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld1uw_vnum_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD1W" - ], - [ - "LD1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2W" - ], - [ - "LD2W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2D" - ], - [ - "LD2D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2[_s16]", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2H" - ], - [ - "LD2H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2W" - ], - [ - "LD2W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2D" - ], - [ - "LD2D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2[_s8]", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2B" - ], - [ - "LD2B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2[_u16]", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2H" - ], - [ - "LD2H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2W" - ], - [ - "LD2W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2D" - ], - [ - "LD2D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2[_u8]", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2B" - ], - [ - "LD2B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2_vnum[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2W" - ], - [ - "LD2W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2_vnum[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2D" - ], - [ - "LD2D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2_vnum[_s16]", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2H" - ], - [ - "LD2H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2_vnum[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2W" - ], - [ - "LD2W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2_vnum[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2D" - ], - [ - "LD2D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2_vnum[_s8]", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2B" - ], - [ - "LD2B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2_vnum[_u16]", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2H" - ], - [ - "LD2H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2_vnum[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2W" - ], - [ - "LD2W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2_vnum[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2D" - ], - [ - "LD2D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld2_vnum[_u8]", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8x2_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD2B" - ], - [ - "LD2B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3W" - ], - [ - "LD3W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3D" - ], - [ - "LD3D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3[_s16]", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3H" - ], - [ - "LD3H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3W" - ], - [ - "LD3W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3D" - ], - [ - "LD3D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3[_s8]", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3B" - ], - [ - "LD3B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3[_u16]", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3H" - ], - [ - "LD3H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3W" - ], - [ - "LD3W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3D" - ], - [ - "LD3D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3[_u8]", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3B" - ], - [ - "LD3B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3_vnum[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3W" - ], - [ - "LD3W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3_vnum[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3D" - ], - [ - "LD3D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3_vnum[_s16]", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3H" - ], - [ - "LD3H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3_vnum[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3W" - ], - [ - "LD3W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3_vnum[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3D" - ], - [ - "LD3D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3_vnum[_s8]", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3B" - ], - [ - "LD3B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3_vnum[_u16]", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3H" - ], - [ - "LD3H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3_vnum[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3W" - ], - [ - "LD3W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3_vnum[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3D" - ], - [ - "LD3D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld3_vnum[_u8]", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8x3_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD3B" - ], - [ - "LD3B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4W" - ], - [ - "LD4W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4D" - ], - [ - "LD4D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4[_s16]", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4H" - ], - [ - "LD4H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4W" - ], - [ - "LD4W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4D" - ], - [ - "LD4D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4[_s8]", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4B" - ], - [ - "LD4B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4[_u16]", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4H" - ], - [ - "LD4H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4W" - ], - [ - "LD4W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4D" - ], - [ - "LD4D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4[_u8]", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4B" - ], - [ - "LD4B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4_vnum[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4W" - ], - [ - "LD4W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4_vnum[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4D" - ], - [ - "LD4D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4_vnum[_s16]", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4H" - ], - [ - "LD4H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4_vnum[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4W" - ], - [ - "LD4W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4_vnum[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4D" - ], - [ - "LD4D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4_vnum[_s8]", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4B" - ], - [ - "LD4B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4_vnum[_u16]", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4H" - ], - [ - "LD4H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4_vnum[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4W" - ], - [ - "LD4W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4_vnum[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4D" - ], - [ - "LD4D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svld4_vnum[_u8]", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8x4_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LD4B" - ], - [ - "LD4B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ], - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ], - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1[_s16]", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ], - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ], - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ], - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1[_s8]", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ], - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1[_u16]", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ], - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ], - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ], - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1[_u8]", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ], - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u32base]_f32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u32base]_index_f32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ], - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u32base]_index_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ], - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u32base]_index_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ], - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u32base]_offset_f32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ], - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u32base]_offset_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ], - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u32base]_offset_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ], - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u32base]_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u32base]_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u64base]_f64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u64base]_index_f64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ], - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u64base]_index_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ], - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u64base]_index_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ], - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u64base]_offset_f64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ], - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ], - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ], - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[s32]index[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[s32]index[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[s32]index[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[s32]offset[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[s32]offset[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[s32]offset[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[s64]index[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[s64]index[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[s64]index[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[s64]offset[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[s64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[s64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[u32]index[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[u32]index[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[u32]index[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[u32]offset[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[u32]offset[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[u32]offset[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[u64]index[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[u64]index[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[u64]index[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[u64]offset[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[u64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_gather_[u64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_vnum[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_vnum[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_vnum[_s16]", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_vnum[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_vnum[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_vnum[_s8]", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_vnum[_u16]", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_vnum[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_vnum[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1_vnum[_u8]", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_gather[_u32base]_offset_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ], - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_gather[_u32base]_offset_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ], - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_gather[_u32base]_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_gather[_u32base]_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ], - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ], - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_gather_[s32]offset_s32", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_gather_[s32]offset_u32", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_gather_[u32]offset_s32", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_gather_[u32]offset_u32", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_s16", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ], - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_s32", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ], - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_s64", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ], - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_u16", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ], - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_u32", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ], - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_u64", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ], - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_vnum_s16", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_vnum_s32", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_vnum_s64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_vnum_u16", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_vnum_u32", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sb_vnum_u64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather[_u32base]_index_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ], - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather[_u32base]_index_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ], - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather[_u32base]_offset_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ], - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather[_u32base]_offset_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ], - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather[_u32base]_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather[_u32base]_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather[_u64base]_index_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ], - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather[_u64base]_index_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ], - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ], - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ], - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather_[s32]index_s32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather_[s32]index_u32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather_[s32]offset_s32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather_[s32]offset_u32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather_[s64]index_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather_[s64]index_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather_[u32]index_s32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather_[u32]index_u32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather_[u32]offset_s32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather_[u32]offset_u32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather_[u64]index_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather_[u64]index_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_s32", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ], - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ], - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_u32", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ], - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ], - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_vnum_s32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_vnum_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_vnum_u32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sh_vnum_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_gather[_u64base]_index_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ], - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_gather[_u64base]_index_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ], - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ], - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ], - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_gather_[s64]index_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_gather_[s64]index_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_gather_[u64]index_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_gather_[u64]index_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ], - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ], - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_vnum_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1sw_vnum_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_gather[_u32base]_offset_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ], - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_gather[_u32base]_offset_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ], - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_gather[_u32base]_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_gather[_u32base]_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ], - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ], - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_gather_[s32]offset_s32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_gather_[s32]offset_u32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_gather_[u32]offset_s32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_gather_[u32]offset_u32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_s16", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ], - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_s32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ], - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_s64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ], - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_u16", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ], - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_u32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ], - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_u64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ], - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_vnum_s16", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_vnum_s32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_vnum_s64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_vnum_u16", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_vnum_u32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1ub_vnum_u64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather[_u32base]_index_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ], - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather[_u32base]_index_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ], - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather[_u32base]_offset_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ], - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather[_u32base]_offset_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ], - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather[_u32base]_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather[_u32base]_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather[_u64base]_index_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ], - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather[_u64base]_index_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ], - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ], - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ], - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather_[s32]index_s32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather_[s32]index_u32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather_[s32]offset_s32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather_[s32]offset_u32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather_[s64]index_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather_[s64]index_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather_[u32]index_s32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather_[u32]index_u32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather_[u32]offset_s32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather_[u32]offset_u32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather_[u64]index_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather_[u64]index_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_s32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ], - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ], - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_u32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ], - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ], - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_vnum_s32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_vnum_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_vnum_u32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uh_vnum_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_gather[_u64base]_index_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ], - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_gather[_u64base]_index_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ], - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ], - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ], - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_gather_[s64]index_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_gather_[s64]index_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_gather_[u64]index_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_gather_[u64]index_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ], - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ], - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_vnum_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldff1uw_vnum_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDFF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1[_s16]", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1[_s8]", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1[_u16]", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1[_u8]", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1_vnum[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntw() * 4": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1W" - ], - [ - "LDNF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1_vnum[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntd() * 8": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1D" - ], - [ - "LDNF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1_vnum[_s16]", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcnth() * 2": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1H" - ], - [ - "LDNF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1_vnum[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntw() * 4": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1W" - ], - [ - "LDNF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1_vnum[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntd() * 8": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1D" - ], - [ - "LDNF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1_vnum[_s8]", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntb()": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1B" - ], - [ - "LDNF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1_vnum[_u16]", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcnth() * 2": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1H" - ], - [ - "LDNF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1_vnum[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntw() * 4": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1W" - ], - [ - "LDNF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1_vnum[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntd() * 8": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1D" - ], - [ - "LDNF1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1_vnum[_u8]", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntb()": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1B" - ], - [ - "LDNF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sb_s16", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sb_s32", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sb_s64", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sb_u16", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sb_u32", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sb_u64", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sb_vnum_s16", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcnth()": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SB" - ], - [ - "LDNF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sb_vnum_s32", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntw()": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SB" - ], - [ - "LDNF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sb_vnum_s64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntd()": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SB" - ], - [ - "LDNF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sb_vnum_u16", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcnth()": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SB" - ], - [ - "LDNF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sb_vnum_u32", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntw()": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SB" - ], - [ - "LDNF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sb_vnum_u64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntd()": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SB" - ], - [ - "LDNF1SB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sh_s32", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sh_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sh_u32", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sh_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sh_vnum_s32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntw() * 2": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SH" - ], - [ - "LDNF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sh_vnum_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntd() * 2": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SH" - ], - [ - "LDNF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sh_vnum_u32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntw() * 2": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SH" - ], - [ - "LDNF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sh_vnum_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntd() * 2": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SH" - ], - [ - "LDNF1SH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sw_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sw_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sw_vnum_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntd() * 4": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SW" - ], - [ - "LDNF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1sw_vnum_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntd() * 4": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1SW" - ], - [ - "LDNF1SW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1ub_s16", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1ub_s32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1ub_s64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1ub_u16", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1ub_u32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1ub_u64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1ub_vnum_s16", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcnth()": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1B" - ], - [ - "LDNF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1ub_vnum_s32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntw()": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1B" - ], - [ - "LDNF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1ub_vnum_s64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntd()": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1B" - ], - [ - "LDNF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1ub_vnum_u16", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcnth()": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1B" - ], - [ - "LDNF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1ub_vnum_u32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntw()": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1B" - ], - [ - "LDNF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1ub_vnum_u64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntd()": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1B" - ], - [ - "LDNF1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1uh_s32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1uh_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1uh_u32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1uh_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1uh_vnum_s32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntw() * 2": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1H" - ], - [ - "LDNF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1uh_vnum_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntd() * 2": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1H" - ], - [ - "LDNF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1uh_vnum_u32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntw() * 2": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1H" - ], - [ - "LDNF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1uh_vnum_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntd() * 2": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1H" - ], - [ - "LDNF1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1uw_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1uw_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1uw_vnum_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntd() * 4": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1W" - ], - [ - "LDNF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnf1uw_vnum_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "base + vnum * svcntd() * 4": { - "register": "Xptr" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNF1W" - ], - [ - "LDNF1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ], - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ], - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1[_s16]", - "arguments": [ - "svbool_t pg", - "const int16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ], - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ], - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ], - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1[_s8]", - "arguments": [ - "svbool_t pg", - "const int8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ], - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1[_u16]", - "arguments": [ - "svbool_t pg", - "const uint16_t *base" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ], - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ], - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ], - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1[_u8]", - "arguments": [ - "svbool_t pg", - "const uint8_t *base" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ], - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u32base]_f32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u32base]_index_f32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u32base]_index_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u32base]_index_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u32base]_offset_f32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u32base]_offset_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u32base]_offset_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u32base]_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u32base]_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u64base]_f64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u64base]_index_f64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u64base]_index_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u64base]_index_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u64base]_offset_f64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather_[s64]index[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 8": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather_[s64]index[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 8": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather_[s64]index[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 8": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather_[s64]offset[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather_[s64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather_[s64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather_[u32]offset[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather_[u32]offset[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather_[u32]offset[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather_[u64]index[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 8": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather_[u64]index[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 8": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather_[u64]index[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 8": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather_[u64]offset[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather_[u64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1_gather_[u64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1_vnum[_f32]", - "arguments": [ - "svbool_t pg", - "const float32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ], - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1_vnum[_f64]", - "arguments": [ - "svbool_t pg", - "const float64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ], - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1_vnum[_s16]", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ], - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1_vnum[_s32]", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ], - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1_vnum[_s64]", - "arguments": [ - "svbool_t pg", - "const int64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ], - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1_vnum[_s8]", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ], - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1_vnum[_u16]", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ], - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1_vnum[_u32]", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ], - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1_vnum[_u64]", - "arguments": [ - "svbool_t pg", - "const uint64_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1D" - ], - [ - "LDNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svldnt1_vnum[_u8]", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "int64_t vnum" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ], - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sb_gather[_u32base]_offset_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sb_gather[_u32base]_offset_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sb_gather[_u32base]_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sb_gather[_u32base]_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sb_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sb_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sb_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sb_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sb_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sb_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sb_gather_[u32]offset_s32", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sb_gather_[u32]offset_u32", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sb_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sb_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int8_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather[_u32base]_index_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather[_u32base]_index_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather[_u32base]_offset_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather[_u32base]_offset_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather[_u32base]_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather[_u32base]_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather[_u64base]_index_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather[_u64base]_index_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather_[s64]index_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 2": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather_[s64]index_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 2": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather_[u32]offset_s32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather_[u32]offset_u32", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather_[u64]index_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 2": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather_[u64]index_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 2": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sh_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int16_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sw_gather[_u64base]_index_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sw_gather[_u64base]_index_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sw_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sw_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sw_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sw_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sw_gather_[s64]index_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 4": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sw_gather_[s64]index_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 4": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sw_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sw_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sw_gather_[u64]index_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 4": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sw_gather_[u64]index_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 4": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sw_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1sw_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const int32_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1SW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1ub_gather[_u32base]_offset_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1ub_gather[_u32base]_offset_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1ub_gather[_u32base]_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1ub_gather[_u32base]_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1ub_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1ub_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1ub_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1ub_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1ub_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1ub_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1ub_gather_[u32]offset_s32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1ub_gather_[u32]offset_u32", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1ub_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1ub_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint8_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather[_u32base]_index_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather[_u32base]_index_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather[_u32base]_offset_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather[_u32base]_offset_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather[_u32base]_s32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather[_u32base]_u32", - "arguments": [ - "svbool_t pg", - "svuint32_t bases" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather[_u64base]_index_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather[_u64base]_index_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather_[s64]index_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 2": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather_[s64]index_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 2": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather_[u32]offset_s32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather_[u32]offset_u32", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint32_t offsets" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather_[u64]index_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 2": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather_[u64]index_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 2": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uh_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint16_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uw_gather[_u64base]_index_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uw_gather[_u64base]_index_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uw_gather[_u64base]_offset_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uw_gather[_u64base]_offset_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uw_gather[_u64base]_s64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uw_gather[_u64base]_u64", - "arguments": [ - "svbool_t pg", - "svuint64_t bases" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uw_gather_[s64]index_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 4": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uw_gather_[s64]index_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 4": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uw_gather_[s64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uw_gather_[s64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uw_gather_[u64]index_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 4": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uw_gather_[u64]index_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices * 4": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uw_gather_[u64]offset_s64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svldnt1uw_gather_[u64]offset_u64", - "arguments": [ - "svbool_t pg", - "const uint32_t *base", - "svuint64_t offsets" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LDNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlen[_f32]", - "arguments": [ - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlen[_f64]", - "arguments": [ - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlen[_s16]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlen[_s32]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlen[_s64]", - "arguments": [ - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlen[_s8]", - "arguments": [ - "svint8_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlen[_u16]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlen[_u32]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlen[_u64]", - "arguments": [ - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlen[_u8]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "CNTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svlogb[_f32]_m", - "arguments": [ - "svint32_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FLOGB" - ], - [ - "MOVPRFX", - "FLOGB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svlogb[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FLOGB" - ], - [ - "MOVPRFX", - "FLOGB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svlogb[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FLOGB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svlogb[_f64]_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FLOGB" - ], - [ - "MOVPRFX", - "FLOGB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svlogb[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FLOGB" - ], - [ - "MOVPRFX", - "FLOGB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svlogb[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FLOGB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ], - [ - "LSLR" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSLR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ], - [ - "LSLR" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSLR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ], - [ - "LSLR" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSLR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ], - [ - "LSLR" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSLR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ], - [ - "LSLR" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSLR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ], - [ - "LSLR" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSLR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ], - [ - "LSLR" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSLR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ], - [ - "LSLR" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSLR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSLR" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSLR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSLR" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSLR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSLR" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSLR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSLR" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSLR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSLR" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSLR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSLR" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSLR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSLR" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSLR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSLR" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSLR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsl_wide[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ], - [ - "LSRR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "LSRR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ], - [ - "LSRR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "LSRR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ], - [ - "LSRR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "LSRR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ], - [ - "LSRR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "LSRR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSRR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "LSRR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSRR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "LSRR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSRR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "LSRR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSRR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "LSRR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ], - [ - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ], - [ - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ], - [ - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSR" - ], - [ - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svlsr_wide[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAD" - ], - [ - "MOVPRFX", - "FMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAD" - ], - [ - "FMAD" - ], - [ - "FMLA" - ], - [ - "MOVPRFX", - "FMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMAD" - ], - [ - "MOVPRFX", - "FMAD" - ], - [ - "MOVPRFX", - "FMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAD" - ], - [ - "MOVPRFX", - "FMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAD" - ], - [ - "FMAD" - ], - [ - "FMLA" - ], - [ - "MOVPRFX", - "FMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMAD" - ], - [ - "MOVPRFX", - "FMAD" - ], - [ - "MOVPRFX", - "FMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAD" - ], - [ - "MOVPRFX", - "FMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAD" - ], - [ - "FMAD" - ], - [ - "FMLA" - ], - [ - "MOVPRFX", - "FMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMAD" - ], - [ - "MOVPRFX", - "FMAD" - ], - [ - "MOVPRFX", - "FMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAD" - ], - [ - "MOVPRFX", - "FMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAD" - ], - [ - "FMAD" - ], - [ - "FMLA" - ], - [ - "MOVPRFX", - "FMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMAD" - ], - [ - "MOVPRFX", - "FMAD" - ], - [ - "MOVPRFX", - "FMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H[*]|Ztied3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B[*]|Ztied3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H[*]|Ztied3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B[*]|Ztied3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H|Ztied3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B|Ztied3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H|Ztied3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B|Ztied3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmad[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmatch[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MATCH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmatch[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MATCH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmatch[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MATCH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmatch[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MATCH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAX" - ], - [ - "MOVPRFX", - "FMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAX" - ], - [ - "FMAX" - ], - [ - "MOVPRFX", - "FMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMAX" - ], - [ - "MOVPRFX", - "FMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAX" - ], - [ - "MOVPRFX", - "FMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAX" - ], - [ - "FMAX" - ], - [ - "MOVPRFX", - "FMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMAX" - ], - [ - "MOVPRFX", - "FMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAX" - ], - [ - "FMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAX" - ], - [ - "FMAX" - ], - [ - "FMAX" - ], - [ - "MOVPRFX", - "FMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMAX" - ], - [ - "MOVPRFX", - "FMAX" - ], - [ - "MOVPRFX", - "FMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAX" - ], - [ - "FMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAX" - ], - [ - "FMAX" - ], - [ - "FMAX" - ], - [ - "MOVPRFX", - "FMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMAX" - ], - [ - "MOVPRFX", - "FMAX" - ], - [ - "MOVPRFX", - "FMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAX" - ], - [ - "SMAX" - ], - [ - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAX" - ], - [ - "SMAX" - ], - [ - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAX" - ], - [ - "SMAX" - ], - [ - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAX" - ], - [ - "SMAX" - ], - [ - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAX" - ], - [ - "UMAX" - ], - [ - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAX" - ], - [ - "UMAX" - ], - [ - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAX" - ], - [ - "UMAX" - ], - [ - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAX" - ], - [ - "UMAX" - ], - [ - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAX" - ], - [ - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAX" - ], - [ - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAX" - ], - [ - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAX" - ], - [ - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMAX" - ], - [ - "MOVPRFX", - "SMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAX" - ], - [ - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAX" - ], - [ - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAX" - ], - [ - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAX" - ], - [ - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmax[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMAX" - ], - [ - "MOVPRFX", - "UMAX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxnm[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXNM" - ], - [ - "MOVPRFX", - "FMAXNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxnm[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXNM" - ], - [ - "FMAXNM" - ], - [ - "MOVPRFX", - "FMAXNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxnm[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMAXNM" - ], - [ - "MOVPRFX", - "FMAXNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxnm[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXNM" - ], - [ - "MOVPRFX", - "FMAXNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxnm[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXNM" - ], - [ - "FMAXNM" - ], - [ - "MOVPRFX", - "FMAXNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxnm[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMAXNM" - ], - [ - "MOVPRFX", - "FMAXNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxnm[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXNM" - ], - [ - "FMAXNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxnm[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXNM" - ], - [ - "FMAXNM" - ], - [ - "FMAXNM" - ], - [ - "MOVPRFX", - "FMAXNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxnm[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMAXNM" - ], - [ - "MOVPRFX", - "FMAXNM" - ], - [ - "MOVPRFX", - "FMAXNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxnm[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXNM" - ], - [ - "FMAXNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxnm[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXNM" - ], - [ - "FMAXNM" - ], - [ - "FMAXNM" - ], - [ - "MOVPRFX", - "FMAXNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxnm[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMAXNM" - ], - [ - "MOVPRFX", - "FMAXNM" - ], - [ - "MOVPRFX", - "FMAXNM" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxnmp[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXNMP" - ], - [ - "MOVPRFX", - "FMAXNMP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxnmp[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXNMP" - ], - [ - "MOVPRFX", - "FMAXNMP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxnmp[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXNMP" - ], - [ - "MOVPRFX", - "FMAXNMP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxnmp[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXNMP" - ], - [ - "MOVPRFX", - "FMAXNMP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxnmv[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "float32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXNMV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxnmv[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "float64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXNMV" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXP" - ], - [ - "MOVPRFX", - "FMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXP" - ], - [ - "MOVPRFX", - "FMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXP" - ], - [ - "MOVPRFX", - "FMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXP" - ], - [ - "MOVPRFX", - "FMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAXP" - ], - [ - "MOVPRFX", - "SMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAXP" - ], - [ - "MOVPRFX", - "SMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAXP" - ], - [ - "MOVPRFX", - "SMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAXP" - ], - [ - "MOVPRFX", - "SMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAXP" - ], - [ - "MOVPRFX", - "SMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAXP" - ], - [ - "MOVPRFX", - "SMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAXP" - ], - [ - "MOVPRFX", - "SMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAXP" - ], - [ - "MOVPRFX", - "SMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAXP" - ], - [ - "MOVPRFX", - "UMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAXP" - ], - [ - "MOVPRFX", - "UMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAXP" - ], - [ - "MOVPRFX", - "UMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAXP" - ], - [ - "MOVPRFX", - "UMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAXP" - ], - [ - "MOVPRFX", - "UMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAXP" - ], - [ - "MOVPRFX", - "UMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAXP" - ], - [ - "MOVPRFX", - "UMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmaxp[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAXP" - ], - [ - "MOVPRFX", - "UMAXP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxv[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "float32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxv[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "float64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMAXV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxv[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "int16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAXV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxv[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAXV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxv[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAXV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxv[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "int8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMAXV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxv[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "uint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAXV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxv[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAXV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxv[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAXV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmaxv[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "uint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMAXV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMIN" - ], - [ - "MOVPRFX", - "FMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMIN" - ], - [ - "FMIN" - ], - [ - "MOVPRFX", - "FMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMIN" - ], - [ - "MOVPRFX", - "FMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMIN" - ], - [ - "MOVPRFX", - "FMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMIN" - ], - [ - "FMIN" - ], - [ - "MOVPRFX", - "FMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMIN" - ], - [ - "MOVPRFX", - "FMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMIN" - ], - [ - "FMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMIN" - ], - [ - "FMIN" - ], - [ - "FMIN" - ], - [ - "MOVPRFX", - "FMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMIN" - ], - [ - "MOVPRFX", - "FMIN" - ], - [ - "MOVPRFX", - "FMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMIN" - ], - [ - "FMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMIN" - ], - [ - "FMIN" - ], - [ - "FMIN" - ], - [ - "MOVPRFX", - "FMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMIN" - ], - [ - "MOVPRFX", - "FMIN" - ], - [ - "MOVPRFX", - "FMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMIN" - ], - [ - "SMIN" - ], - [ - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMIN" - ], - [ - "SMIN" - ], - [ - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMIN" - ], - [ - "SMIN" - ], - [ - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMIN" - ], - [ - "SMIN" - ], - [ - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMIN" - ], - [ - "UMIN" - ], - [ - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMIN" - ], - [ - "UMIN" - ], - [ - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMIN" - ], - [ - "UMIN" - ], - [ - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMIN" - ], - [ - "UMIN" - ], - [ - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMIN" - ], - [ - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMIN" - ], - [ - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMIN" - ], - [ - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMIN" - ], - [ - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMIN" - ], - [ - "MOVPRFX", - "SMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMIN" - ], - [ - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMIN" - ], - [ - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMIN" - ], - [ - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMIN" - ], - [ - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmin[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMIN" - ], - [ - "MOVPRFX", - "UMIN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminnm[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINNM" - ], - [ - "MOVPRFX", - "FMINNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminnm[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINNM" - ], - [ - "FMINNM" - ], - [ - "MOVPRFX", - "FMINNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminnm[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMINNM" - ], - [ - "MOVPRFX", - "FMINNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminnm[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINNM" - ], - [ - "MOVPRFX", - "FMINNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminnm[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINNM" - ], - [ - "FMINNM" - ], - [ - "MOVPRFX", - "FMINNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminnm[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMINNM" - ], - [ - "MOVPRFX", - "FMINNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminnm[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINNM" - ], - [ - "FMINNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminnm[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINNM" - ], - [ - "FMINNM" - ], - [ - "FMINNM" - ], - [ - "MOVPRFX", - "FMINNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminnm[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMINNM" - ], - [ - "MOVPRFX", - "FMINNM" - ], - [ - "MOVPRFX", - "FMINNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminnm[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINNM" - ], - [ - "FMINNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminnm[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINNM" - ], - [ - "FMINNM" - ], - [ - "FMINNM" - ], - [ - "MOVPRFX", - "FMINNM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminnm[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMINNM" - ], - [ - "MOVPRFX", - "FMINNM" - ], - [ - "MOVPRFX", - "FMINNM" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminnmp[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINNMP" - ], - [ - "MOVPRFX", - "FMINNMP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminnmp[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINNMP" - ], - [ - "MOVPRFX", - "FMINNMP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminnmp[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINNMP" - ], - [ - "MOVPRFX", - "FMINNMP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminnmp[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINNMP" - ], - [ - "MOVPRFX", - "FMINNMP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminnmv[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "float32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINNMV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminnmv[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "float64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINNMV" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINP" - ], - [ - "MOVPRFX", - "FMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINP" - ], - [ - "MOVPRFX", - "FMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINP" - ], - [ - "MOVPRFX", - "FMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINP" - ], - [ - "MOVPRFX", - "FMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMINP" - ], - [ - "MOVPRFX", - "SMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMINP" - ], - [ - "MOVPRFX", - "SMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMINP" - ], - [ - "MOVPRFX", - "SMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMINP" - ], - [ - "MOVPRFX", - "SMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMINP" - ], - [ - "MOVPRFX", - "SMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMINP" - ], - [ - "MOVPRFX", - "SMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMINP" - ], - [ - "MOVPRFX", - "SMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMINP" - ], - [ - "MOVPRFX", - "SMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMINP" - ], - [ - "MOVPRFX", - "UMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMINP" - ], - [ - "MOVPRFX", - "UMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMINP" - ], - [ - "MOVPRFX", - "UMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMINP" - ], - [ - "MOVPRFX", - "UMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMINP" - ], - [ - "MOVPRFX", - "UMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMINP" - ], - [ - "MOVPRFX", - "UMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMINP" - ], - [ - "MOVPRFX", - "UMINP" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svminp[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMINP" - ], - [ - "MOVPRFX", - "UMINP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminv[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "float32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminv[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "float64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMINV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminv[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "int16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMINV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminv[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMINV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminv[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMINV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminv[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "int8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMINV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminv[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "uint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMINV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminv[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMINV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminv[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMINV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svminv[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "uint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMINV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLA" - ], - [ - "MOVPRFX", - "FMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLA" - ], - [ - "FMAD" - ], - [ - "FMAD" - ], - [ - "MOVPRFX", - "FMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMLA" - ], - [ - "MOVPRFX", - "FMAD" - ], - [ - "MOVPRFX", - "FMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLA" - ], - [ - "MOVPRFX", - "FMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLA" - ], - [ - "FMAD" - ], - [ - "FMAD" - ], - [ - "MOVPRFX", - "FMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMLA" - ], - [ - "MOVPRFX", - "FMAD" - ], - [ - "MOVPRFX", - "FMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLA" - ], - [ - "MOVPRFX", - "FMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLA" - ], - [ - "FMAD" - ], - [ - "FMAD" - ], - [ - "MOVPRFX", - "FMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMLA" - ], - [ - "MOVPRFX", - "FMAD" - ], - [ - "MOVPRFX", - "FMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLA" - ], - [ - "MOVPRFX", - "FMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLA" - ], - [ - "FMAD" - ], - [ - "FMAD" - ], - [ - "MOVPRFX", - "FMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMLA" - ], - [ - "MOVPRFX", - "FMAD" - ], - [ - "MOVPRFX", - "FMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H[*]|Ztied3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B[*]|Ztied3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H[*]|Ztied3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B[*]|Ztied3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H|Ztied3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B|Ztied3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H|Ztied3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B|Ztied3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MAD" - ], - [ - "MAD" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLA" - ], - [ - "MOVPRFX", - "MAD" - ], - [ - "MOVPRFX", - "MAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla_lane[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLA" - ], - [ - "MOVPRFX", - "FMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmla_lane[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLA" - ], - [ - "MOVPRFX", - "FMLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmla_lane[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmla_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmla_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "svint64_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmla_lane[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmla_lane[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmla_lane[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLA" - ], - [ - "MOVPRFX", - "MLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalb[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLALB" - ], - [ - "MOVPRFX", - "SMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalb[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLALB" - ], - [ - "MOVPRFX", - "SMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalb[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLALB" - ], - [ - "MOVPRFX", - "SMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalb[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLALB" - ], - [ - "MOVPRFX", - "UMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalb[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLALB" - ], - [ - "MOVPRFX", - "UMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalb[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLALB" - ], - [ - "MOVPRFX", - "UMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalb[_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLALB" - ], - [ - "MOVPRFX", - "SMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalb[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLALB" - ], - [ - "MOVPRFX", - "SMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalb[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLALB" - ], - [ - "MOVPRFX", - "SMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalb[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLALB" - ], - [ - "MOVPRFX", - "UMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalb[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLALB" - ], - [ - "MOVPRFX", - "UMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalb[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLALB" - ], - [ - "MOVPRFX", - "UMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalb_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLALB" - ], - [ - "MOVPRFX", - "SMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalb_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLALB" - ], - [ - "MOVPRFX", - "SMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalb_lane[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2", - "svuint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLALB" - ], - [ - "MOVPRFX", - "UMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalb_lane[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2", - "svuint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLALB" - ], - [ - "MOVPRFX", - "UMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalt[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLALT" - ], - [ - "MOVPRFX", - "SMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalt[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLALT" - ], - [ - "MOVPRFX", - "SMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalt[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLALT" - ], - [ - "MOVPRFX", - "SMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalt[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLALT" - ], - [ - "MOVPRFX", - "UMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalt[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLALT" - ], - [ - "MOVPRFX", - "UMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalt[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLALT" - ], - [ - "MOVPRFX", - "UMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalt[_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLALT" - ], - [ - "MOVPRFX", - "SMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalt[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLALT" - ], - [ - "MOVPRFX", - "SMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalt[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLALT" - ], - [ - "MOVPRFX", - "SMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalt[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLALT" - ], - [ - "MOVPRFX", - "UMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalt[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLALT" - ], - [ - "MOVPRFX", - "UMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalt[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLALT" - ], - [ - "MOVPRFX", - "UMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalt_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLALT" - ], - [ - "MOVPRFX", - "SMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalt_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLALT" - ], - [ - "MOVPRFX", - "SMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalt_lane[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2", - "svuint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLALT" - ], - [ - "MOVPRFX", - "UMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlalt_lane[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2", - "svuint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLALT" - ], - [ - "MOVPRFX", - "UMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLS" - ], - [ - "MOVPRFX", - "FMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLS" - ], - [ - "FMSB" - ], - [ - "FMSB" - ], - [ - "MOVPRFX", - "FMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMLS" - ], - [ - "MOVPRFX", - "FMSB" - ], - [ - "MOVPRFX", - "FMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLS" - ], - [ - "MOVPRFX", - "FMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLS" - ], - [ - "FMSB" - ], - [ - "FMSB" - ], - [ - "MOVPRFX", - "FMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMLS" - ], - [ - "MOVPRFX", - "FMSB" - ], - [ - "MOVPRFX", - "FMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLS" - ], - [ - "MOVPRFX", - "FMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLS" - ], - [ - "FMSB" - ], - [ - "FMSB" - ], - [ - "MOVPRFX", - "FMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMLS" - ], - [ - "MOVPRFX", - "FMSB" - ], - [ - "MOVPRFX", - "FMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLS" - ], - [ - "MOVPRFX", - "FMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLS" - ], - [ - "FMSB" - ], - [ - "FMSB" - ], - [ - "MOVPRFX", - "FMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMLS" - ], - [ - "MOVPRFX", - "FMSB" - ], - [ - "MOVPRFX", - "FMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H[*]|Ztied3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B[*]|Ztied3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H[*]|Ztied3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B[*]|Ztied3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H|Ztied3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B|Ztied3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H|Ztied3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B|Ztied3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls_lane[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLS" - ], - [ - "MOVPRFX", - "FMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmls_lane[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMLS" - ], - [ - "MOVPRFX", - "FMLS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmls_lane[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmls_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmls_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "svint64_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmls_lane[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmls_lane[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmls_lane[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MLS" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslb[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLSLB" - ], - [ - "MOVPRFX", - "SMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslb[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLSLB" - ], - [ - "MOVPRFX", - "SMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslb[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLSLB" - ], - [ - "MOVPRFX", - "SMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslb[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLSLB" - ], - [ - "MOVPRFX", - "UMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslb[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLSLB" - ], - [ - "MOVPRFX", - "UMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslb[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLSLB" - ], - [ - "MOVPRFX", - "UMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslb[_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLSLB" - ], - [ - "MOVPRFX", - "SMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslb[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLSLB" - ], - [ - "MOVPRFX", - "SMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslb[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLSLB" - ], - [ - "MOVPRFX", - "SMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslb[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLSLB" - ], - [ - "MOVPRFX", - "UMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslb[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLSLB" - ], - [ - "MOVPRFX", - "UMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslb[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLSLB" - ], - [ - "MOVPRFX", - "UMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslb_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLSLB" - ], - [ - "MOVPRFX", - "SMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslb_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLSLB" - ], - [ - "MOVPRFX", - "SMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslb_lane[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2", - "svuint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLSLB" - ], - [ - "MOVPRFX", - "UMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslb_lane[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2", - "svuint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLSLB" - ], - [ - "MOVPRFX", - "UMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslt[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLSLT" - ], - [ - "MOVPRFX", - "SMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslt[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLSLT" - ], - [ - "MOVPRFX", - "SMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslt[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLSLT" - ], - [ - "MOVPRFX", - "SMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslt[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLSLT" - ], - [ - "MOVPRFX", - "UMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslt[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLSLT" - ], - [ - "MOVPRFX", - "UMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslt[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLSLT" - ], - [ - "MOVPRFX", - "UMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslt[_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLSLT" - ], - [ - "MOVPRFX", - "SMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslt[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLSLT" - ], - [ - "MOVPRFX", - "SMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslt[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLSLT" - ], - [ - "MOVPRFX", - "SMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslt[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLSLT" - ], - [ - "MOVPRFX", - "UMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslt[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLSLT" - ], - [ - "MOVPRFX", - "UMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslt[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLSLT" - ], - [ - "MOVPRFX", - "UMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslt_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLSLT" - ], - [ - "MOVPRFX", - "SMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslt_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMLSLT" - ], - [ - "MOVPRFX", - "SMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslt_lane[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2", - "svuint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLSLT" - ], - [ - "MOVPRFX", - "UMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmlslt_lane[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2", - "svuint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMLSLT" - ], - [ - "MOVPRFX", - "UMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmmla[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMMLA" - ], - [ - "MOVPRFX", - "FMMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmmla[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMMLA" - ], - [ - "MOVPRFX", - "FMMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmmla[_s32]", - "arguments": [ - "svint32_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMMLA" - ], - [ - "MOVPRFX", - "SMMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmmla[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMMLA" - ], - [ - "MOVPRFX", - "UMMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmov[_b]_z", - "arguments": [ - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Pop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "AND" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmovlb[_s16]", - "arguments": [ - "svint8_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSHLLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmovlb[_s32]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSHLLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmovlb[_s64]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSHLLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmovlb[_u16]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USHLLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmovlb[_u32]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USHLLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmovlb[_u64]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USHLLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmovlt[_s16]", - "arguments": [ - "svint8_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSHLLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmovlt[_s32]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSHLLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmovlt[_s64]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSHLLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmovlt[_u16]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USHLLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmovlt[_u32]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USHLLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmovlt[_u64]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USHLLT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMSB" - ], - [ - "MOVPRFX", - "FMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMSB" - ], - [ - "FMSB" - ], - [ - "FMLS" - ], - [ - "MOVPRFX", - "FMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMSB" - ], - [ - "MOVPRFX", - "FMSB" - ], - [ - "MOVPRFX", - "FMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMSB" - ], - [ - "MOVPRFX", - "FMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMSB" - ], - [ - "FMSB" - ], - [ - "FMLS" - ], - [ - "MOVPRFX", - "FMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMSB" - ], - [ - "MOVPRFX", - "FMSB" - ], - [ - "MOVPRFX", - "FMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMSB" - ], - [ - "MOVPRFX", - "FMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMSB" - ], - [ - "FMSB" - ], - [ - "FMLS" - ], - [ - "MOVPRFX", - "FMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMSB" - ], - [ - "MOVPRFX", - "FMSB" - ], - [ - "MOVPRFX", - "FMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMSB" - ], - [ - "MOVPRFX", - "FMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMSB" - ], - [ - "FMSB" - ], - [ - "FMLS" - ], - [ - "MOVPRFX", - "FMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMSB" - ], - [ - "MOVPRFX", - "FMSB" - ], - [ - "MOVPRFX", - "FMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H[*]|Ztied3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B[*]|Ztied3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H[*]|Ztied3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B[*]|Ztied3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H|Ztied3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B|Ztied3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "op3": { - "register": "Zop3.H|Ztied3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "op3": { - "register": "Zop3.B|Ztied3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MSB" - ], - [ - "MSB" - ], - [ - "MLS" - ], - [ - "MOVPRFX", - "MSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmsb[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MSB" - ], - [ - "MOVPRFX", - "MLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMUL" - ], - [ - "MOVPRFX", - "FMUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMUL" - ], - [ - "FMUL" - ], - [ - "FMUL" - ], - [ - "MOVPRFX", - "FMUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMUL" - ], - [ - "MOVPRFX", - "FMUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMUL" - ], - [ - "MOVPRFX", - "FMUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMUL" - ], - [ - "FMUL" - ], - [ - "FMUL" - ], - [ - "MOVPRFX", - "FMUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMUL" - ], - [ - "MOVPRFX", - "FMUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMUL" - ], - [ - "FMUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMUL" - ], - [ - "FMUL" - ], - [ - "FMUL" - ], - [ - "FMUL" - ], - [ - "MOVPRFX", - "FMUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMUL" - ], - [ - "MOVPRFX", - "FMUL" - ], - [ - "MOVPRFX", - "FMUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMUL" - ], - [ - "FMUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMUL" - ], - [ - "FMUL" - ], - [ - "FMUL" - ], - [ - "FMUL" - ], - [ - "MOVPRFX", - "FMUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMUL" - ], - [ - "MOVPRFX", - "FMUL" - ], - [ - "MOVPRFX", - "FMUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ], - [ - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "MUL" - ], - [ - "MOVPRFX", - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul_lane[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmul_lane[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMUL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmul_lane[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmul_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmul_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmul_lane[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmul_lane[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmul_lane[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULH" - ], - [ - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULH" - ], - [ - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULH" - ], - [ - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULH" - ], - [ - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULH" - ], - [ - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULH" - ], - [ - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULH" - ], - [ - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULH" - ], - [ - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULH" - ], - [ - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULH" - ], - [ - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULH" - ], - [ - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULH" - ], - [ - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SMULH" - ], - [ - "MOVPRFX", - "SMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULH" - ], - [ - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULH" - ], - [ - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULH" - ], - [ - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULH" - ], - [ - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulh[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UMULH" - ], - [ - "MOVPRFX", - "UMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullb[_n_s16]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullb[_n_s32]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullb[_n_s64]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullb[_n_u16]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullb[_n_u32]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullb[_n_u64]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullb[_s16]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullb[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullb[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullb[_u16]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullb[_u32]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullb[_u64]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullb_lane[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullb_lane[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullb_lane[_u32]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullb_lane[_u64]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullt[_n_s16]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullt[_n_s32]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullt[_n_s64]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullt[_n_u16]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullt[_n_u32]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullt[_n_u64]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullt[_s16]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullt[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullt[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullt[_u16]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullt[_u32]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullt[_u64]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullt_lane[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullt_lane[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullt_lane[_u32]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svmullt_lane[_u64]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulx[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMULX" - ], - [ - "MOVPRFX", - "FMULX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulx[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMULX" - ], - [ - "FMULX" - ], - [ - "MOVPRFX", - "FMULX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulx[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMULX" - ], - [ - "MOVPRFX", - "FMULX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulx[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMULX" - ], - [ - "MOVPRFX", - "FMULX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulx[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMULX" - ], - [ - "FMULX" - ], - [ - "MOVPRFX", - "FMULX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulx[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMULX" - ], - [ - "MOVPRFX", - "FMULX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulx[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMULX" - ], - [ - "MOVPRFX", - "FMULX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulx[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMULX" - ], - [ - "FMULX" - ], - [ - "MOVPRFX", - "FMULX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulx[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMULX" - ], - [ - "MOVPRFX", - "FMULX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulx[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMULX" - ], - [ - "MOVPRFX", - "FMULX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulx[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FMULX" - ], - [ - "FMULX" - ], - [ - "MOVPRFX", - "FMULX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svmulx[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FMULX" - ], - [ - "MOVPRFX", - "FMULX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnand[_b]_z", - "arguments": [ - "svbool_t pg", - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Pop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NAND" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnbsl[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NBSL" - ], - [ - "MOVPRFX", - "NBSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnbsl[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NBSL" - ], - [ - "MOVPRFX", - "NBSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnbsl[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NBSL" - ], - [ - "MOVPRFX", - "NBSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnbsl[_n_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NBSL" - ], - [ - "MOVPRFX", - "NBSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnbsl[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NBSL" - ], - [ - "MOVPRFX", - "NBSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnbsl[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NBSL" - ], - [ - "MOVPRFX", - "NBSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnbsl[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NBSL" - ], - [ - "MOVPRFX", - "NBSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnbsl[_n_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NBSL" - ], - [ - "MOVPRFX", - "NBSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnbsl[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NBSL" - ], - [ - "MOVPRFX", - "NBSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnbsl[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NBSL" - ], - [ - "MOVPRFX", - "NBSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnbsl[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NBSL" - ], - [ - "MOVPRFX", - "NBSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnbsl[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NBSL" - ], - [ - "MOVPRFX", - "NBSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnbsl[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "svuint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NBSL" - ], - [ - "MOVPRFX", - "NBSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnbsl[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NBSL" - ], - [ - "MOVPRFX", - "NBSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnbsl[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NBSL" - ], - [ - "MOVPRFX", - "NBSL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnbsl[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NBSL" - ], - [ - "MOVPRFX", - "NBSL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_f32]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNEG" - ], - [ - "MOVPRFX", - "FNEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNEG" - ], - [ - "MOVPRFX", - "FNEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_f64]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNEG" - ], - [ - "MOVPRFX", - "FNEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNEG" - ], - [ - "MOVPRFX", - "FNEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_s16]_m", - "arguments": [ - "svint16_t inactive", - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NEG" - ], - [ - "MOVPRFX", - "NEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NEG" - ], - [ - "MOVPRFX", - "NEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "NEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_s32]_m", - "arguments": [ - "svint32_t inactive", - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NEG" - ], - [ - "MOVPRFX", - "NEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NEG" - ], - [ - "MOVPRFX", - "NEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "NEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_s64]_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NEG" - ], - [ - "MOVPRFX", - "NEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NEG" - ], - [ - "MOVPRFX", - "NEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "NEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_s8]_m", - "arguments": [ - "svint8_t inactive", - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.B|Ztied.B" - }, - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NEG" - ], - [ - "MOVPRFX", - "NEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NEG" - ], - [ - "MOVPRFX", - "NEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svneg[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "NEG" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmad[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMAD" - ], - [ - "MOVPRFX", - "FNMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmad[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMAD" - ], - [ - "FNMAD" - ], - [ - "FNMLA" - ], - [ - "MOVPRFX", - "FNMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmad[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNMAD" - ], - [ - "MOVPRFX", - "FNMAD" - ], - [ - "MOVPRFX", - "FNMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmad[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMAD" - ], - [ - "MOVPRFX", - "FNMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmad[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMAD" - ], - [ - "FNMAD" - ], - [ - "FNMLA" - ], - [ - "MOVPRFX", - "FNMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmad[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNMAD" - ], - [ - "MOVPRFX", - "FNMAD" - ], - [ - "MOVPRFX", - "FNMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmad[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMAD" - ], - [ - "MOVPRFX", - "FNMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmad[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMAD" - ], - [ - "FNMAD" - ], - [ - "FNMLA" - ], - [ - "MOVPRFX", - "FNMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmad[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNMAD" - ], - [ - "MOVPRFX", - "FNMAD" - ], - [ - "MOVPRFX", - "FNMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmad[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMAD" - ], - [ - "MOVPRFX", - "FNMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmad[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMAD" - ], - [ - "FNMAD" - ], - [ - "FNMLA" - ], - [ - "MOVPRFX", - "FNMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmad[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNMAD" - ], - [ - "MOVPRFX", - "FNMAD" - ], - [ - "MOVPRFX", - "FNMLA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnmatch[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NMATCH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnmatch[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NMATCH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnmatch[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NMATCH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svnmatch[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NMATCH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmla[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMLA" - ], - [ - "MOVPRFX", - "FNMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmla[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMLA" - ], - [ - "FNMAD" - ], - [ - "FNMAD" - ], - [ - "MOVPRFX", - "FNMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmla[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNMLA" - ], - [ - "MOVPRFX", - "FNMAD" - ], - [ - "MOVPRFX", - "FNMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmla[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMLA" - ], - [ - "MOVPRFX", - "FNMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmla[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMLA" - ], - [ - "FNMAD" - ], - [ - "FNMAD" - ], - [ - "MOVPRFX", - "FNMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmla[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNMLA" - ], - [ - "MOVPRFX", - "FNMAD" - ], - [ - "MOVPRFX", - "FNMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmla[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMLA" - ], - [ - "MOVPRFX", - "FNMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmla[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMLA" - ], - [ - "FNMAD" - ], - [ - "FNMAD" - ], - [ - "MOVPRFX", - "FNMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmla[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNMLA" - ], - [ - "MOVPRFX", - "FNMAD" - ], - [ - "MOVPRFX", - "FNMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmla[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMLA" - ], - [ - "MOVPRFX", - "FNMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmla[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMLA" - ], - [ - "FNMAD" - ], - [ - "FNMAD" - ], - [ - "MOVPRFX", - "FNMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmla[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNMLA" - ], - [ - "MOVPRFX", - "FNMAD" - ], - [ - "MOVPRFX", - "FNMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmls[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMLS" - ], - [ - "MOVPRFX", - "FNMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmls[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMLS" - ], - [ - "FNMSB" - ], - [ - "FNMSB" - ], - [ - "MOVPRFX", - "FNMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmls[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNMLS" - ], - [ - "MOVPRFX", - "FNMSB" - ], - [ - "MOVPRFX", - "FNMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmls[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMLS" - ], - [ - "MOVPRFX", - "FNMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmls[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMLS" - ], - [ - "FNMSB" - ], - [ - "FNMSB" - ], - [ - "MOVPRFX", - "FNMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmls[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNMLS" - ], - [ - "MOVPRFX", - "FNMSB" - ], - [ - "MOVPRFX", - "FNMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmls[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMLS" - ], - [ - "MOVPRFX", - "FNMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmls[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMLS" - ], - [ - "FNMSB" - ], - [ - "FNMSB" - ], - [ - "MOVPRFX", - "FNMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmls[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNMLS" - ], - [ - "MOVPRFX", - "FNMSB" - ], - [ - "MOVPRFX", - "FNMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmls[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMLS" - ], - [ - "MOVPRFX", - "FNMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmls[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMLS" - ], - [ - "FNMSB" - ], - [ - "FNMSB" - ], - [ - "MOVPRFX", - "FNMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmls[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNMLS" - ], - [ - "MOVPRFX", - "FNMSB" - ], - [ - "MOVPRFX", - "FNMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmsb[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMSB" - ], - [ - "MOVPRFX", - "FNMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmsb[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S|Ztied3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMSB" - ], - [ - "FNMSB" - ], - [ - "FNMLS" - ], - [ - "MOVPRFX", - "FNMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmsb[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "svfloat32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNMSB" - ], - [ - "MOVPRFX", - "FNMSB" - ], - [ - "MOVPRFX", - "FNMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmsb[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMSB" - ], - [ - "MOVPRFX", - "FNMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmsb[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D|Ztied3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMSB" - ], - [ - "FNMSB" - ], - [ - "FNMLS" - ], - [ - "MOVPRFX", - "FNMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmsb[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "svfloat64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNMSB" - ], - [ - "MOVPRFX", - "FNMSB" - ], - [ - "MOVPRFX", - "FNMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmsb[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMSB" - ], - [ - "MOVPRFX", - "FNMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmsb[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "op3": { - "register": "Zop3.S[*]|Ztied3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMSB" - ], - [ - "FNMSB" - ], - [ - "FNMLS" - ], - [ - "MOVPRFX", - "FNMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmsb[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2", - "float32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNMSB" - ], - [ - "MOVPRFX", - "FNMSB" - ], - [ - "MOVPRFX", - "FNMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmsb[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMSB" - ], - [ - "MOVPRFX", - "FNMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmsb[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "op3": { - "register": "Zop3.D[*]|Ztied3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FNMSB" - ], - [ - "FNMSB" - ], - [ - "FNMLS" - ], - [ - "MOVPRFX", - "FNMSB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnmsb[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2", - "float64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FNMSB" - ], - [ - "MOVPRFX", - "FNMSB" - ], - [ - "MOVPRFX", - "FNMLS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnor[_b]_z", - "arguments": [ - "svbool_t pg", - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Pop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_b]_z", - "arguments": [ - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Pop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "EOR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_s16]_m", - "arguments": [ - "svint16_t inactive", - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOT" - ], - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOT" - ], - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_s32]_m", - "arguments": [ - "svint32_t inactive", - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOT" - ], - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOT" - ], - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_s64]_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOT" - ], - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOT" - ], - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_s8]_m", - "arguments": [ - "svint8_t inactive", - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.B|Ztied.B" - }, - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOT" - ], - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOT" - ], - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_u16]_m", - "arguments": [ - "svuint16_t inactive", - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOT" - ], - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOT" - ], - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_u32]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOT" - ], - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOT" - ], - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_u64]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOT" - ], - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOT" - ], - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_u8]_m", - "arguments": [ - "svuint8_t inactive", - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.B|Ztied.B" - }, - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOT" - ], - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "NOT" - ], - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svnot[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "NOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorn[_b]_z", - "arguments": [ - "svbool_t pg", - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Pop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_b]_z", - "arguments": [ - "svbool_t pg", - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Pop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORR" - ], - [ - "ORR" - ], - [ - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorr[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "ORR" - ], - [ - "MOVPRFX", - "ORR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorv[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "int16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorv[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorv[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorv[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "int8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorv[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "uint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorv[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorv[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svorv[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "uint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ORV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svpfalse[_b]", - "arguments": [], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PFALSE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svpfirst[_b]", - "arguments": [ - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Ptied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PFIRST" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmul[_n_u8]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMUL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmul[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMUL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullb[_n_u16]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullb[_n_u64]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullb[_u16]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullb[_u64]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullb_pair[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullb_pair[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullb_pair[_n_u8]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullb_pair[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullb_pair[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullb_pair[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullt[_n_u16]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullt[_n_u64]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullt[_u16]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullt[_u64]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullt_pair[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullt_pair[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullt_pair[_n_u8]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullt_pair[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullt_pair[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svpmullt_pair[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svpnext_b16", - "arguments": [ - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Ptied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PNEXT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svpnext_b32", - "arguments": [ - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Ptied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PNEXT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svpnext_b64", - "arguments": [ - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Ptied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PNEXT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svpnext_b8", - "arguments": [ - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Ptied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PNEXT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfb", - "arguments": [ - "svbool_t pg", - "const void *base", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFB" - ], - [ - "PRFB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfb_gather[_u32base]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfb_gather[_u32base]_offset", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFB" - ], - [ - "PRFB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfb_gather[_u64base]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfb_gather[_u64base]_offset", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFB" - ], - [ - "PRFB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfb_gather_[s32]offset", - "arguments": [ - "svbool_t pg", - "const void *base", - "svint32_t offsets", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfb_gather_[s64]offset", - "arguments": [ - "svbool_t pg", - "const void *base", - "svint64_t offsets", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfb_gather_[u32]offset", - "arguments": [ - "svbool_t pg", - "const void *base", - "svuint32_t offsets", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfb_gather_[u64]offset", - "arguments": [ - "svbool_t pg", - "const void *base", - "svuint64_t offsets", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfb_vnum", - "arguments": [ - "svbool_t pg", - "const void *base", - "int64_t vnum", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFB" - ], - [ - "PRFB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfd", - "arguments": [ - "svbool_t pg", - "const void *base", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFD" - ], - [ - "PRFD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfd_gather[_u32base]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfd_gather[_u32base]_index", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFD" - ], - [ - "PRFB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfd_gather[_u64base]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfd_gather[_u64base]_index", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFD" - ], - [ - "PRFB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfd_gather_[s32]index", - "arguments": [ - "svbool_t pg", - "const void *base", - "svint32_t indices", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfd_gather_[s64]index", - "arguments": [ - "svbool_t pg", - "const void *base", - "svint64_t indices", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfd_gather_[u32]index", - "arguments": [ - "svbool_t pg", - "const void *base", - "svuint32_t indices", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfd_gather_[u64]index", - "arguments": [ - "svbool_t pg", - "const void *base", - "svuint64_t indices", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfd_vnum", - "arguments": [ - "svbool_t pg", - "const void *base", - "int64_t vnum", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFD" - ], - [ - "PRFD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfh", - "arguments": [ - "svbool_t pg", - "const void *base", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFH" - ], - [ - "PRFH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfh_gather[_u32base]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfh_gather[_u32base]_index", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFH" - ], - [ - "PRFB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfh_gather[_u64base]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfh_gather[_u64base]_index", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFH" - ], - [ - "PRFB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfh_gather_[s32]index", - "arguments": [ - "svbool_t pg", - "const void *base", - "svint32_t indices", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfh_gather_[s64]index", - "arguments": [ - "svbool_t pg", - "const void *base", - "svint64_t indices", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfh_gather_[u32]index", - "arguments": [ - "svbool_t pg", - "const void *base", - "svuint32_t indices", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfh_gather_[u64]index", - "arguments": [ - "svbool_t pg", - "const void *base", - "svuint64_t indices", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfh_vnum", - "arguments": [ - "svbool_t pg", - "const void *base", - "int64_t vnum", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFH" - ], - [ - "PRFH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfw", - "arguments": [ - "svbool_t pg", - "const void *base", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFW" - ], - [ - "PRFW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfw_gather[_u32base]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfw_gather[_u32base]_index", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFW" - ], - [ - "PRFB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfw_gather[_u64base]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfw_gather[_u64base]_index", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFW" - ], - [ - "PRFB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfw_gather_[s32]index", - "arguments": [ - "svbool_t pg", - "const void *base", - "svint32_t indices", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfw_gather_[s64]index", - "arguments": [ - "svbool_t pg", - "const void *base", - "svint64_t indices", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfw_gather_[u32]index", - "arguments": [ - "svbool_t pg", - "const void *base", - "svuint32_t indices", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfw_gather_[u64]index", - "arguments": [ - "svbool_t pg", - "const void *base", - "svuint64_t indices", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svprfw_vnum", - "arguments": [ - "svbool_t pg", - "const void *base", - "int64_t vnum", - "enum svprfop op" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PRFW" - ], - [ - "PRFW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svptest_any", - "arguments": [ - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "bool" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svptest_first", - "arguments": [ - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "bool" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svptest_last", - "arguments": [ - "svbool_t pg", - "svbool_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "bool" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svptrue_b16", - "arguments": [], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PTRUE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svptrue_b32", - "arguments": [], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PTRUE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svptrue_b64", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PTRUE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svptrue_b8", - "arguments": [], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PTRUE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svptrue_pat_b16", - "arguments": [ - "enum svpattern pattern" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PTRUE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svptrue_pat_b32", - "arguments": [ - "enum svpattern pattern" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PTRUE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svptrue_pat_b64", - "arguments": [ - "enum svpattern pattern" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PTRUE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svptrue_pat_b8", - "arguments": [ - "enum svpattern pattern" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PTRUE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqabs[_s16]_m", - "arguments": [ - "svint16_t inactive", - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQABS" - ], - [ - "MOVPRFX", - "SQABS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqabs[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQABS" - ], - [ - "MOVPRFX", - "SQABS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqabs[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQABS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqabs[_s32]_m", - "arguments": [ - "svint32_t inactive", - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQABS" - ], - [ - "MOVPRFX", - "SQABS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqabs[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQABS" - ], - [ - "MOVPRFX", - "SQABS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqabs[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQABS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqabs[_s64]_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQABS" - ], - [ - "MOVPRFX", - "SQABS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqabs[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQABS" - ], - [ - "MOVPRFX", - "SQABS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqabs[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQABS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqabs[_s8]_m", - "arguments": [ - "svint8_t inactive", - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.B|Ztied.B" - }, - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQABS" - ], - [ - "MOVPRFX", - "SQABS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqabs[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQABS" - ], - [ - "MOVPRFX", - "SQABS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqabs[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQABS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqadd[_n_s16]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "SQSUB" - ], - [ - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "MOVPRFX", - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "SQSUB" - ], - [ - "SQADD" - ], - [ - "SQADD" - ], - [ - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQADD" - ], - [ - "MOVPRFX", - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqadd[_n_s32]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "SQSUB" - ], - [ - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "MOVPRFX", - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "SQSUB" - ], - [ - "SQADD" - ], - [ - "SQADD" - ], - [ - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQADD" - ], - [ - "MOVPRFX", - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqadd[_n_s64]", - "arguments": [ - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "SQSUB" - ], - [ - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "MOVPRFX", - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "SQSUB" - ], - [ - "SQADD" - ], - [ - "SQADD" - ], - [ - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQADD" - ], - [ - "MOVPRFX", - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqadd[_n_s8]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "SQSUB" - ], - [ - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "MOVPRFX", - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "SQSUB" - ], - [ - "SQADD" - ], - [ - "SQADD" - ], - [ - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQADD" - ], - [ - "MOVPRFX", - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqadd[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "MOVPRFX", - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "UQADD" - ], - [ - "UQADD" - ], - [ - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQADD" - ], - [ - "MOVPRFX", - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqadd[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "MOVPRFX", - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "UQADD" - ], - [ - "UQADD" - ], - [ - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQADD" - ], - [ - "MOVPRFX", - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqadd[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "MOVPRFX", - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "UQADD" - ], - [ - "UQADD" - ], - [ - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQADD" - ], - [ - "MOVPRFX", - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqadd[_n_u8]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "MOVPRFX", - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "UQADD" - ], - [ - "UQADD" - ], - [ - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQADD" - ], - [ - "MOVPRFX", - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqadd[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "MOVPRFX", - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "SQADD" - ], - [ - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQADD" - ], - [ - "MOVPRFX", - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqadd[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "MOVPRFX", - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "SQADD" - ], - [ - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQADD" - ], - [ - "MOVPRFX", - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqadd[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "MOVPRFX", - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "SQADD" - ], - [ - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQADD" - ], - [ - "MOVPRFX", - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqadd[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "MOVPRFX", - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "SQADD" - ], - [ - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQADD" - ], - [ - "MOVPRFX", - "SQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqadd[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "MOVPRFX", - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "UQADD" - ], - [ - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQADD" - ], - [ - "MOVPRFX", - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqadd[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "MOVPRFX", - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "UQADD" - ], - [ - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQADD" - ], - [ - "MOVPRFX", - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqadd[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "MOVPRFX", - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "UQADD" - ], - [ - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQADD" - ], - [ - "MOVPRFX", - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqadd[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "MOVPRFX", - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "UQADD" - ], - [ - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqadd[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQADD" - ], - [ - "MOVPRFX", - "UQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqcadd[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQCADD" - ], - [ - "MOVPRFX", - "SQCADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqcadd[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQCADD" - ], - [ - "MOVPRFX", - "SQCADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqcadd[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQCADD" - ], - [ - "MOVPRFX", - "SQCADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqcadd[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQCADD" - ], - [ - "MOVPRFX", - "SQCADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecb[_n_s32]", - "arguments": [ - "int32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecb[_n_s64]", - "arguments": [ - "int64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecb[_n_u32]", - "arguments": [ - "uint32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecb[_n_u64]", - "arguments": [ - "uint64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecb_pat[_n_s32]", - "arguments": [ - "int32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecb_pat[_n_s64]", - "arguments": [ - "int64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecb_pat[_n_u32]", - "arguments": [ - "uint32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecb_pat[_n_u64]", - "arguments": [ - "uint64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecd[_n_s32]", - "arguments": [ - "int32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecd[_n_s64]", - "arguments": [ - "int64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecd[_n_u32]", - "arguments": [ - "uint32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecd[_n_u64]", - "arguments": [ - "uint64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecd[_s64]", - "arguments": [ - "svint64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.D|Ztied.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECD" - ], - [ - "MOVPRFX", - "SQDECD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecd[_u64]", - "arguments": [ - "svuint64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.D|Ztied.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECD" - ], - [ - "MOVPRFX", - "UQDECD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecd_pat[_n_s32]", - "arguments": [ - "int32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecd_pat[_n_s64]", - "arguments": [ - "int64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecd_pat[_n_u32]", - "arguments": [ - "uint32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecd_pat[_n_u64]", - "arguments": [ - "uint64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecd_pat[_s64]", - "arguments": [ - "svint64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.D|Ztied.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECD" - ], - [ - "MOVPRFX", - "SQDECD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecd_pat[_u64]", - "arguments": [ - "svuint64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.D|Ztied.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECD" - ], - [ - "MOVPRFX", - "UQDECD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdech[_n_s32]", - "arguments": [ - "int32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdech[_n_s64]", - "arguments": [ - "int64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdech[_n_u32]", - "arguments": [ - "uint32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdech[_n_u64]", - "arguments": [ - "uint64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdech[_s16]", - "arguments": [ - "svint16_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.H|Ztied.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECH" - ], - [ - "MOVPRFX", - "SQDECH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdech[_u16]", - "arguments": [ - "svuint16_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.H|Ztied.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECH" - ], - [ - "MOVPRFX", - "UQDECH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdech_pat[_n_s32]", - "arguments": [ - "int32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdech_pat[_n_s64]", - "arguments": [ - "int64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdech_pat[_n_u32]", - "arguments": [ - "uint32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdech_pat[_n_u64]", - "arguments": [ - "uint64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdech_pat[_s16]", - "arguments": [ - "svint16_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.H|Ztied.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECH" - ], - [ - "MOVPRFX", - "SQDECH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdech_pat[_u16]", - "arguments": [ - "svuint16_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.H|Ztied.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECH" - ], - [ - "MOVPRFX", - "UQDECH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_n_s32]_b16", - "arguments": [ - "int32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Wtied" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_n_s32]_b32", - "arguments": [ - "int32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Wtied" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_n_s32]_b64", - "arguments": [ - "int32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Wtied" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_n_s32]_b8", - "arguments": [ - "int32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Wtied" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_n_s64]_b16", - "arguments": [ - "int64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Xtied" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_n_s64]_b32", - "arguments": [ - "int64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Xtied" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_n_s64]_b64", - "arguments": [ - "int64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Xtied" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_n_s64]_b8", - "arguments": [ - "int64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Xtied" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_n_u32]_b16", - "arguments": [ - "uint32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Wtied" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_n_u32]_b32", - "arguments": [ - "uint32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Wtied" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_n_u32]_b64", - "arguments": [ - "uint32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Wtied" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_n_u32]_b8", - "arguments": [ - "uint32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Wtied" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_n_u64]_b16", - "arguments": [ - "uint64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Xtied" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_n_u64]_b32", - "arguments": [ - "uint64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Xtied" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_n_u64]_b64", - "arguments": [ - "uint64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Xtied" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_n_u64]_b8", - "arguments": [ - "uint64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Xtied" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_s16]", - "arguments": [ - "svint16_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECP" - ], - [ - "MOVPRFX", - "SQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_s32]", - "arguments": [ - "svint32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECP" - ], - [ - "MOVPRFX", - "SQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_s64]", - "arguments": [ - "svint64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECP" - ], - [ - "MOVPRFX", - "SQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_u16]", - "arguments": [ - "svuint16_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECP" - ], - [ - "MOVPRFX", - "UQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_u32]", - "arguments": [ - "svuint32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECP" - ], - [ - "MOVPRFX", - "UQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecp[_u64]", - "arguments": [ - "svuint64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECP" - ], - [ - "MOVPRFX", - "UQDECP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecw[_n_s32]", - "arguments": [ - "int32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecw[_n_s64]", - "arguments": [ - "int64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecw[_n_u32]", - "arguments": [ - "uint32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecw[_n_u64]", - "arguments": [ - "uint64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecw[_s32]", - "arguments": [ - "svint32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.S|Ztied.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECW" - ], - [ - "MOVPRFX", - "SQDECW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecw[_u32]", - "arguments": [ - "svuint32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.S|Ztied.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECW" - ], - [ - "MOVPRFX", - "UQDECW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecw_pat[_n_s32]", - "arguments": [ - "int32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecw_pat[_n_s64]", - "arguments": [ - "int64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecw_pat[_n_u32]", - "arguments": [ - "uint32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecw_pat[_n_u64]", - "arguments": [ - "uint64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecw_pat[_s32]", - "arguments": [ - "svint32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.S|Ztied.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDECW" - ], - [ - "MOVPRFX", - "SQDECW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqdecw_pat[_u32]", - "arguments": [ - "svuint32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.S|Ztied.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQDECW" - ], - [ - "MOVPRFX", - "UQDECW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalb[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALB" - ], - [ - "MOVPRFX", - "SQDMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalb[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALB" - ], - [ - "MOVPRFX", - "SQDMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalb[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALB" - ], - [ - "MOVPRFX", - "SQDMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalb[_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALB" - ], - [ - "MOVPRFX", - "SQDMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalb[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALB" - ], - [ - "MOVPRFX", - "SQDMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalb[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALB" - ], - [ - "MOVPRFX", - "SQDMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalb_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALB" - ], - [ - "MOVPRFX", - "SQDMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalb_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALB" - ], - [ - "MOVPRFX", - "SQDMLALB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalbt[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALBT" - ], - [ - "MOVPRFX", - "SQDMLALBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalbt[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALBT" - ], - [ - "MOVPRFX", - "SQDMLALBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalbt[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALBT" - ], - [ - "MOVPRFX", - "SQDMLALBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalbt[_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALBT" - ], - [ - "MOVPRFX", - "SQDMLALBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalbt[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALBT" - ], - [ - "MOVPRFX", - "SQDMLALBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalbt[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALBT" - ], - [ - "MOVPRFX", - "SQDMLALBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalt[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALT" - ], - [ - "MOVPRFX", - "SQDMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalt[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALT" - ], - [ - "MOVPRFX", - "SQDMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalt[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALT" - ], - [ - "MOVPRFX", - "SQDMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalt[_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALT" - ], - [ - "MOVPRFX", - "SQDMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalt[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALT" - ], - [ - "MOVPRFX", - "SQDMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalt[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALT" - ], - [ - "MOVPRFX", - "SQDMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalt_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALT" - ], - [ - "MOVPRFX", - "SQDMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlalt_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLALT" - ], - [ - "MOVPRFX", - "SQDMLALT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslb[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLB" - ], - [ - "MOVPRFX", - "SQDMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslb[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLB" - ], - [ - "MOVPRFX", - "SQDMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslb[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLB" - ], - [ - "MOVPRFX", - "SQDMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslb[_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLB" - ], - [ - "MOVPRFX", - "SQDMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslb[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLB" - ], - [ - "MOVPRFX", - "SQDMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslb[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLB" - ], - [ - "MOVPRFX", - "SQDMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslb_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLB" - ], - [ - "MOVPRFX", - "SQDMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslb_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLB" - ], - [ - "MOVPRFX", - "SQDMLSLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslbt[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLBT" - ], - [ - "MOVPRFX", - "SQDMLSLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslbt[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLBT" - ], - [ - "MOVPRFX", - "SQDMLSLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslbt[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLBT" - ], - [ - "MOVPRFX", - "SQDMLSLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslbt[_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLBT" - ], - [ - "MOVPRFX", - "SQDMLSLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslbt[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLBT" - ], - [ - "MOVPRFX", - "SQDMLSLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslbt[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLBT" - ], - [ - "MOVPRFX", - "SQDMLSLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslt[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLT" - ], - [ - "MOVPRFX", - "SQDMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslt[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLT" - ], - [ - "MOVPRFX", - "SQDMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslt[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLT" - ], - [ - "MOVPRFX", - "SQDMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslt[_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLT" - ], - [ - "MOVPRFX", - "SQDMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslt[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLT" - ], - [ - "MOVPRFX", - "SQDMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslt[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLT" - ], - [ - "MOVPRFX", - "SQDMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslt_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLT" - ], - [ - "MOVPRFX", - "SQDMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmlslt_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2", - "svint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMLSLT" - ], - [ - "MOVPRFX", - "SQDMLSLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmulh[_n_s16]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmulh[_n_s32]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmulh[_n_s64]", - "arguments": [ - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmulh[_n_s8]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmulh[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmulh[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmulh[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmulh[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmulh_lane[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmulh_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmulh_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmullb[_n_s16]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmullb[_n_s32]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmullb[_n_s64]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmullb[_s16]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmullb[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmullb[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmullb_lane[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmullb_lane[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmullt[_n_s16]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmullt[_n_s32]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmullt[_n_s64]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmullt[_s16]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmullt[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmullt[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmullt_lane[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqdmullt_lane[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQDMULLT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincb[_n_s32]", - "arguments": [ - "int32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincb[_n_s64]", - "arguments": [ - "int64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincb[_n_u32]", - "arguments": [ - "uint32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincb[_n_u64]", - "arguments": [ - "uint64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincb_pat[_n_s32]", - "arguments": [ - "int32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincb_pat[_n_s64]", - "arguments": [ - "int64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincb_pat[_n_u32]", - "arguments": [ - "uint32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincb_pat[_n_u64]", - "arguments": [ - "uint64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincd[_n_s32]", - "arguments": [ - "int32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincd[_n_s64]", - "arguments": [ - "int64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincd[_n_u32]", - "arguments": [ - "uint32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincd[_n_u64]", - "arguments": [ - "uint64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincd[_s64]", - "arguments": [ - "svint64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.D|Ztied.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCD" - ], - [ - "MOVPRFX", - "SQINCD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincd[_u64]", - "arguments": [ - "svuint64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.D|Ztied.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCD" - ], - [ - "MOVPRFX", - "UQINCD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincd_pat[_n_s32]", - "arguments": [ - "int32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincd_pat[_n_s64]", - "arguments": [ - "int64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincd_pat[_n_u32]", - "arguments": [ - "uint32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincd_pat[_n_u64]", - "arguments": [ - "uint64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincd_pat[_s64]", - "arguments": [ - "svint64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.D|Ztied.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCD" - ], - [ - "MOVPRFX", - "SQINCD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincd_pat[_u64]", - "arguments": [ - "svuint64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.D|Ztied.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCD" - ], - [ - "MOVPRFX", - "UQINCD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqinch[_n_s32]", - "arguments": [ - "int32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqinch[_n_s64]", - "arguments": [ - "int64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqinch[_n_u32]", - "arguments": [ - "uint32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqinch[_n_u64]", - "arguments": [ - "uint64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqinch[_s16]", - "arguments": [ - "svint16_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.H|Ztied.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCH" - ], - [ - "MOVPRFX", - "SQINCH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqinch[_u16]", - "arguments": [ - "svuint16_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.H|Ztied.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCH" - ], - [ - "MOVPRFX", - "UQINCH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqinch_pat[_n_s32]", - "arguments": [ - "int32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqinch_pat[_n_s64]", - "arguments": [ - "int64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqinch_pat[_n_u32]", - "arguments": [ - "uint32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqinch_pat[_n_u64]", - "arguments": [ - "uint64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqinch_pat[_s16]", - "arguments": [ - "svint16_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.H|Ztied.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCH" - ], - [ - "MOVPRFX", - "SQINCH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqinch_pat[_u16]", - "arguments": [ - "svuint16_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.H|Ztied.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCH" - ], - [ - "MOVPRFX", - "UQINCH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_n_s32]_b16", - "arguments": [ - "int32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Wtied" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_n_s32]_b32", - "arguments": [ - "int32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Wtied" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_n_s32]_b64", - "arguments": [ - "int32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Wtied" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_n_s32]_b8", - "arguments": [ - "int32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Wtied" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_n_s64]_b16", - "arguments": [ - "int64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Xtied" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_n_s64]_b32", - "arguments": [ - "int64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Xtied" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_n_s64]_b64", - "arguments": [ - "int64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Xtied" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_n_s64]_b8", - "arguments": [ - "int64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Xtied" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_n_u32]_b16", - "arguments": [ - "uint32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Wtied" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_n_u32]_b32", - "arguments": [ - "uint32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Wtied" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_n_u32]_b64", - "arguments": [ - "uint32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Wtied" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_n_u32]_b8", - "arguments": [ - "uint32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Wtied" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_n_u64]_b16", - "arguments": [ - "uint64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Xtied" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_n_u64]_b32", - "arguments": [ - "uint64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Xtied" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_n_u64]_b64", - "arguments": [ - "uint64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Xtied" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_n_u64]_b8", - "arguments": [ - "uint64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Xtied" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_s16]", - "arguments": [ - "svint16_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCP" - ], - [ - "MOVPRFX", - "SQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_s32]", - "arguments": [ - "svint32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCP" - ], - [ - "MOVPRFX", - "SQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_s64]", - "arguments": [ - "svint64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCP" - ], - [ - "MOVPRFX", - "SQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_u16]", - "arguments": [ - "svuint16_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCP" - ], - [ - "MOVPRFX", - "UQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_u32]", - "arguments": [ - "svuint32_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCP" - ], - [ - "MOVPRFX", - "UQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincp[_u64]", - "arguments": [ - "svuint64_t op", - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCP" - ], - [ - "MOVPRFX", - "UQINCP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincw[_n_s32]", - "arguments": [ - "int32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincw[_n_s64]", - "arguments": [ - "int64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincw[_n_u32]", - "arguments": [ - "uint32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincw[_n_u64]", - "arguments": [ - "uint64_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincw[_s32]", - "arguments": [ - "svint32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.S|Ztied.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCW" - ], - [ - "MOVPRFX", - "SQINCW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincw[_u32]", - "arguments": [ - "svuint32_t op", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.S|Ztied.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCW" - ], - [ - "MOVPRFX", - "UQINCW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincw_pat[_n_s32]", - "arguments": [ - "int32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "int32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincw_pat[_n_s64]", - "arguments": [ - "int64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "int64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincw_pat[_n_u32]", - "arguments": [ - "uint32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "uint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Wtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincw_pat[_n_u64]", - "arguments": [ - "uint64_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "64", - "value": "uint64_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Xtied" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincw_pat[_s32]", - "arguments": [ - "svint32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.S|Ztied.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQINCW" - ], - [ - "MOVPRFX", - "SQINCW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqincw_pat[_u32]", - "arguments": [ - "svuint32_t op", - "enum svpattern pattern", - "uint64_t imm_factor" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm_factor": { - "minimum": 1, - "maximum": 16 - }, - "op": { - "register": "Zop.S|Ztied.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQINCW" - ], - [ - "MOVPRFX", - "UQINCW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqneg[_s16]_m", - "arguments": [ - "svint16_t inactive", - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQNEG" - ], - [ - "MOVPRFX", - "SQNEG" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqneg[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQNEG" - ], - [ - "MOVPRFX", - "SQNEG" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqneg[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQNEG" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqneg[_s32]_m", - "arguments": [ - "svint32_t inactive", - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQNEG" - ], - [ - "MOVPRFX", - "SQNEG" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqneg[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQNEG" - ], - [ - "MOVPRFX", - "SQNEG" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqneg[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQNEG" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqneg[_s64]_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQNEG" - ], - [ - "MOVPRFX", - "SQNEG" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqneg[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQNEG" - ], - [ - "MOVPRFX", - "SQNEG" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqneg[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQNEG" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqneg[_s8]_m", - "arguments": [ - "svint8_t inactive", - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.B|Ztied.B" - }, - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQNEG" - ], - [ - "MOVPRFX", - "SQNEG" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqneg[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQNEG" - ], - [ - "MOVPRFX", - "SQNEG" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqneg[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQNEG" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdcmlah[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDCMLAH" - ], - [ - "MOVPRFX", - "SQRDCMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdcmlah[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDCMLAH" - ], - [ - "MOVPRFX", - "SQRDCMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdcmlah[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "svint64_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDCMLAH" - ], - [ - "MOVPRFX", - "SQRDCMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdcmlah[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "svint8_t op3", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDCMLAH" - ], - [ - "MOVPRFX", - "SQRDCMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdcmlah_lane[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_index", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDCMLAH" - ], - [ - "MOVPRFX", - "SQRDCMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdcmlah_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3", - "uint64_t imm_index", - "uint64_t imm_rotation" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDCMLAH" - ], - [ - "MOVPRFX", - "SQRDCMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlah[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLAH" - ], - [ - "MOVPRFX", - "SQRDMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlah[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLAH" - ], - [ - "MOVPRFX", - "SQRDMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlah[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLAH" - ], - [ - "MOVPRFX", - "SQRDMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlah[_n_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLAH" - ], - [ - "MOVPRFX", - "SQRDMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlah[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLAH" - ], - [ - "MOVPRFX", - "SQRDMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlah[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLAH" - ], - [ - "MOVPRFX", - "SQRDMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlah[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLAH" - ], - [ - "MOVPRFX", - "SQRDMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlah[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLAH" - ], - [ - "MOVPRFX", - "SQRDMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlah_lane[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLAH" - ], - [ - "MOVPRFX", - "SQRDMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlah_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLAH" - ], - [ - "MOVPRFX", - "SQRDMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlah_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "svint64_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLAH" - ], - [ - "MOVPRFX", - "SQRDMLAH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlsh[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "int16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLSH" - ], - [ - "MOVPRFX", - "SQRDMLSH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlsh[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "int32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLSH" - ], - [ - "MOVPRFX", - "SQRDMLSH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlsh[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "int64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLSH" - ], - [ - "MOVPRFX", - "SQRDMLSH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlsh[_n_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLSH" - ], - [ - "MOVPRFX", - "SQRDMLSH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlsh[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLSH" - ], - [ - "MOVPRFX", - "SQRDMLSH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlsh[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLSH" - ], - [ - "MOVPRFX", - "SQRDMLSH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlsh[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "svint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLSH" - ], - [ - "MOVPRFX", - "SQRDMLSH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlsh[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLSH" - ], - [ - "MOVPRFX", - "SQRDMLSH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlsh_lane[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "svint16_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "op3": { - "register": "Zop3.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLSH" - ], - [ - "MOVPRFX", - "SQRDMLSH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlsh_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "svint32_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLSH" - ], - [ - "MOVPRFX", - "SQRDMLSH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmlsh_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "svint64_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMLSH" - ], - [ - "MOVPRFX", - "SQRDMLSH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmulh[_n_s16]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmulh[_n_s32]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmulh[_n_s64]", - "arguments": [ - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmulh[_n_s8]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmulh[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmulh[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmulh[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmulh[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmulh_lane[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmulh_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrdmulh_lane[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRDMULH" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "SRSHR" - ], - [ - "SQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "SRSHR" - ], - [ - "SQRSHL" - ], - [ - "SQRSHLR" - ], - [ - "MOVPRFX", - "SQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSHL" - ], - [ - "MOVPRFX", - "SRSHR" - ], - [ - "MOVPRFX", - "SQRSHL" - ], - [ - "MOVPRFX", - "SQRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "SRSHR" - ], - [ - "SQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "SRSHR" - ], - [ - "SQRSHL" - ], - [ - "SQRSHLR" - ], - [ - "MOVPRFX", - "SQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSHL" - ], - [ - "MOVPRFX", - "SRSHR" - ], - [ - "MOVPRFX", - "SQRSHL" - ], - [ - "MOVPRFX", - "SQRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "SRSHR" - ], - [ - "SQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "SRSHR" - ], - [ - "SQRSHL" - ], - [ - "SQRSHLR" - ], - [ - "MOVPRFX", - "SQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSHL" - ], - [ - "MOVPRFX", - "SRSHR" - ], - [ - "MOVPRFX", - "SQRSHL" - ], - [ - "MOVPRFX", - "SQRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "SRSHR" - ], - [ - "SQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "SRSHR" - ], - [ - "SQRSHL" - ], - [ - "SQRSHLR" - ], - [ - "MOVPRFX", - "SQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSHL" - ], - [ - "MOVPRFX", - "SRSHR" - ], - [ - "MOVPRFX", - "SQRSHL" - ], - [ - "MOVPRFX", - "SQRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "URSHR" - ], - [ - "UQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "URSHR" - ], - [ - "UQRSHL" - ], - [ - "UQRSHLR" - ], - [ - "MOVPRFX", - "UQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSHL" - ], - [ - "MOVPRFX", - "URSHR" - ], - [ - "MOVPRFX", - "UQRSHL" - ], - [ - "MOVPRFX", - "UQRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "URSHR" - ], - [ - "UQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "URSHR" - ], - [ - "UQRSHL" - ], - [ - "UQRSHLR" - ], - [ - "MOVPRFX", - "UQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSHL" - ], - [ - "MOVPRFX", - "URSHR" - ], - [ - "MOVPRFX", - "UQRSHL" - ], - [ - "MOVPRFX", - "UQRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "URSHR" - ], - [ - "UQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "URSHR" - ], - [ - "UQRSHL" - ], - [ - "UQRSHLR" - ], - [ - "MOVPRFX", - "UQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSHL" - ], - [ - "MOVPRFX", - "URSHR" - ], - [ - "MOVPRFX", - "UQRSHL" - ], - [ - "MOVPRFX", - "UQRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "URSHR" - ], - [ - "UQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "URSHR" - ], - [ - "UQRSHL" - ], - [ - "UQRSHLR" - ], - [ - "MOVPRFX", - "UQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSHL" - ], - [ - "MOVPRFX", - "URSHR" - ], - [ - "MOVPRFX", - "UQRSHL" - ], - [ - "MOVPRFX", - "UQRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHL" - ], - [ - "MOVPRFX", - "SQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHL" - ], - [ - "SQRSHLR" - ], - [ - "MOVPRFX", - "SQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQRSHL" - ], - [ - "MOVPRFX", - "SQRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHL" - ], - [ - "MOVPRFX", - "SQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHL" - ], - [ - "SQRSHLR" - ], - [ - "MOVPRFX", - "SQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQRSHL" - ], - [ - "MOVPRFX", - "SQRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHL" - ], - [ - "MOVPRFX", - "SQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHL" - ], - [ - "SQRSHLR" - ], - [ - "MOVPRFX", - "SQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQRSHL" - ], - [ - "MOVPRFX", - "SQRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHL" - ], - [ - "MOVPRFX", - "SQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHL" - ], - [ - "SQRSHLR" - ], - [ - "MOVPRFX", - "SQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQRSHL" - ], - [ - "MOVPRFX", - "SQRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQRSHL" - ], - [ - "MOVPRFX", - "UQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQRSHL" - ], - [ - "UQRSHLR" - ], - [ - "MOVPRFX", - "UQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQRSHL" - ], - [ - "MOVPRFX", - "UQRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQRSHL" - ], - [ - "MOVPRFX", - "UQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQRSHL" - ], - [ - "UQRSHLR" - ], - [ - "MOVPRFX", - "UQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQRSHL" - ], - [ - "MOVPRFX", - "UQRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQRSHL" - ], - [ - "MOVPRFX", - "UQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQRSHL" - ], - [ - "UQRSHLR" - ], - [ - "MOVPRFX", - "UQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQRSHL" - ], - [ - "MOVPRFX", - "UQRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQRSHL" - ], - [ - "MOVPRFX", - "UQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQRSHL" - ], - [ - "UQRSHLR" - ], - [ - "MOVPRFX", - "UQRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshl[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQRSHL" - ], - [ - "MOVPRFX", - "UQRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrnb[_n_s16]", - "arguments": [ - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrnb[_n_s32]", - "arguments": [ - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrnb[_n_s64]", - "arguments": [ - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrnb[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQRSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrnb[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQRSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrnb[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQRSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrnt[_n_s16]", - "arguments": [ - "svint8_t even", - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrnt[_n_s32]", - "arguments": [ - "svint16_t even", - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrnt[_n_s64]", - "arguments": [ - "svint32_t even", - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrnt[_n_u16]", - "arguments": [ - "svuint8_t even", - "svuint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQRSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrnt[_n_u32]", - "arguments": [ - "svuint16_t even", - "svuint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQRSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrnt[_n_u64]", - "arguments": [ - "svuint32_t even", - "svuint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQRSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrunb[_n_s16]", - "arguments": [ - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHRUNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrunb[_n_s32]", - "arguments": [ - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHRUNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrunb[_n_s64]", - "arguments": [ - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHRUNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrunt[_n_s16]", - "arguments": [ - "svuint8_t even", - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHRUNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrunt[_n_s32]", - "arguments": [ - "svuint16_t even", - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHRUNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqrshrunt[_n_s64]", - "arguments": [ - "svuint32_t even", - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQRSHRUNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "ASR" - ], - [ - "SQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "ASR" - ], - [ - "SQSHL" - ], - [ - "SQSHLR" - ], - [ - "MOVPRFX", - "SQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSHL" - ], - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "SQSHL" - ], - [ - "MOVPRFX", - "SQSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "ASR" - ], - [ - "SQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "ASR" - ], - [ - "SQSHL" - ], - [ - "SQSHLR" - ], - [ - "MOVPRFX", - "SQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSHL" - ], - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "SQSHL" - ], - [ - "MOVPRFX", - "SQSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "ASR" - ], - [ - "SQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "ASR" - ], - [ - "SQSHL" - ], - [ - "SQSHLR" - ], - [ - "MOVPRFX", - "SQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSHL" - ], - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "SQSHL" - ], - [ - "MOVPRFX", - "SQSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "ASR" - ], - [ - "SQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "ASR" - ], - [ - "SQSHL" - ], - [ - "SQSHLR" - ], - [ - "MOVPRFX", - "SQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSHL" - ], - [ - "MOVPRFX", - "ASR" - ], - [ - "MOVPRFX", - "SQSHL" - ], - [ - "MOVPRFX", - "SQSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "LSR" - ], - [ - "UQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "LSR" - ], - [ - "UQSHL" - ], - [ - "UQSHLR" - ], - [ - "MOVPRFX", - "UQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSHL" - ], - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "UQSHL" - ], - [ - "MOVPRFX", - "UQSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "LSR" - ], - [ - "UQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "LSR" - ], - [ - "UQSHL" - ], - [ - "UQSHLR" - ], - [ - "MOVPRFX", - "UQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSHL" - ], - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "UQSHL" - ], - [ - "MOVPRFX", - "UQSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "LSR" - ], - [ - "UQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "LSR" - ], - [ - "UQSHL" - ], - [ - "UQSHLR" - ], - [ - "MOVPRFX", - "UQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSHL" - ], - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "UQSHL" - ], - [ - "MOVPRFX", - "UQSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "LSR" - ], - [ - "UQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "LSR" - ], - [ - "UQSHL" - ], - [ - "UQSHLR" - ], - [ - "MOVPRFX", - "UQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSHL" - ], - [ - "MOVPRFX", - "LSR" - ], - [ - "MOVPRFX", - "UQSHL" - ], - [ - "MOVPRFX", - "UQSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "MOVPRFX", - "SQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "SQSHLR" - ], - [ - "MOVPRFX", - "SQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSHL" - ], - [ - "MOVPRFX", - "SQSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "MOVPRFX", - "SQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "SQSHLR" - ], - [ - "MOVPRFX", - "SQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSHL" - ], - [ - "MOVPRFX", - "SQSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "MOVPRFX", - "SQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "SQSHLR" - ], - [ - "MOVPRFX", - "SQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSHL" - ], - [ - "MOVPRFX", - "SQSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "MOVPRFX", - "SQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHL" - ], - [ - "SQSHLR" - ], - [ - "MOVPRFX", - "SQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSHL" - ], - [ - "MOVPRFX", - "SQSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "MOVPRFX", - "UQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "UQSHLR" - ], - [ - "MOVPRFX", - "UQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSHL" - ], - [ - "MOVPRFX", - "UQSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "MOVPRFX", - "UQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "UQSHLR" - ], - [ - "MOVPRFX", - "UQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSHL" - ], - [ - "MOVPRFX", - "UQSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "MOVPRFX", - "UQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "UQSHLR" - ], - [ - "MOVPRFX", - "UQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSHL" - ], - [ - "MOVPRFX", - "UQSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "MOVPRFX", - "UQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHL" - ], - [ - "UQSHLR" - ], - [ - "MOVPRFX", - "UQSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshl[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSHL" - ], - [ - "MOVPRFX", - "UQSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshlu[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 15 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHLU" - ], - [ - "MOVPRFX", - "SQSHLU" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshlu[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 15 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHLU" - ], - [ - "MOVPRFX", - "SQSHLU" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshlu[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 15 - }, - "op1": { - "register": "Zop1.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSHLU" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshlu[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 31 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHLU" - ], - [ - "MOVPRFX", - "SQSHLU" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshlu[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 31 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHLU" - ], - [ - "MOVPRFX", - "SQSHLU" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshlu[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 31 - }, - "op1": { - "register": "Zop1.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSHLU" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshlu[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 63 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHLU" - ], - [ - "MOVPRFX", - "SQSHLU" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshlu[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 63 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHLU" - ], - [ - "MOVPRFX", - "SQSHLU" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshlu[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 63 - }, - "op1": { - "register": "Zop1.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSHLU" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshlu[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHLU" - ], - [ - "MOVPRFX", - "SQSHLU" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshlu[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHLU" - ], - [ - "MOVPRFX", - "SQSHLU" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshlu[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSHLU" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrnb[_n_s16]", - "arguments": [ - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrnb[_n_s32]", - "arguments": [ - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrnb[_n_s64]", - "arguments": [ - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrnb[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrnb[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrnb[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrnt[_n_s16]", - "arguments": [ - "svint8_t even", - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrnt[_n_s32]", - "arguments": [ - "svint16_t even", - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrnt[_n_s64]", - "arguments": [ - "svint32_t even", - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrnt[_n_u16]", - "arguments": [ - "svuint8_t even", - "svuint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrnt[_n_u32]", - "arguments": [ - "svuint16_t even", - "svuint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrnt[_n_u64]", - "arguments": [ - "svuint32_t even", - "svuint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrunb[_n_s16]", - "arguments": [ - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHRUNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrunb[_n_s32]", - "arguments": [ - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHRUNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrunb[_n_s64]", - "arguments": [ - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHRUNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrunt[_n_s16]", - "arguments": [ - "svuint8_t even", - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHRUNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrunt[_n_s32]", - "arguments": [ - "svuint16_t even", - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHRUNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqshrunt[_n_s64]", - "arguments": [ - "svuint32_t even", - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSHRUNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqsub[_n_s16]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "SQADD" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "MOVPRFX", - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "SQADD" - ], - [ - "SQSUB" - ], - [ - "SQSUBR" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSUB" - ], - [ - "MOVPRFX", - "SQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqsub[_n_s32]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "SQADD" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "MOVPRFX", - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "SQADD" - ], - [ - "SQSUB" - ], - [ - "SQSUBR" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSUB" - ], - [ - "MOVPRFX", - "SQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqsub[_n_s64]", - "arguments": [ - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "SQADD" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "MOVPRFX", - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "SQADD" - ], - [ - "SQSUB" - ], - [ - "SQSUBR" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSUB" - ], - [ - "MOVPRFX", - "SQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqsub[_n_s8]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "SQADD" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "MOVPRFX", - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "SQADD" - ], - [ - "SQSUB" - ], - [ - "SQSUBR" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSUB" - ], - [ - "MOVPRFX", - "SQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqsub[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "MOVPRFX", - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "UQSUB" - ], - [ - "UQSUBR" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSUB" - ], - [ - "MOVPRFX", - "UQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqsub[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "MOVPRFX", - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "UQSUB" - ], - [ - "UQSUBR" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSUB" - ], - [ - "MOVPRFX", - "UQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqsub[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "MOVPRFX", - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "UQSUB" - ], - [ - "UQSUBR" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSUB" - ], - [ - "MOVPRFX", - "UQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqsub[_n_u8]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "MOVPRFX", - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "UQSUB" - ], - [ - "UQSUBR" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSUB" - ], - [ - "MOVPRFX", - "UQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqsub[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "MOVPRFX", - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "SQSUBR" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSUB" - ], - [ - "MOVPRFX", - "SQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqsub[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "MOVPRFX", - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "SQSUBR" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSUB" - ], - [ - "MOVPRFX", - "SQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqsub[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "MOVPRFX", - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "SQSUBR" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSUB" - ], - [ - "MOVPRFX", - "SQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqsub[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "MOVPRFX", - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUB" - ], - [ - "SQSUBR" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSUB" - ], - [ - "MOVPRFX", - "SQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqsub[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "MOVPRFX", - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "UQSUBR" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSUB" - ], - [ - "MOVPRFX", - "UQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqsub[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "MOVPRFX", - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "UQSUBR" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSUB" - ], - [ - "MOVPRFX", - "UQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqsub[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "MOVPRFX", - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "UQSUBR" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSUB" - ], - [ - "MOVPRFX", - "UQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svqsub[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "MOVPRFX", - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUB" - ], - [ - "UQSUBR" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsub[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSUB" - ], - [ - "MOVPRFX", - "UQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUBR" - ], - [ - "MOVPRFX", - "SQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUBR" - ], - [ - "SQSUB" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSUBR" - ], - [ - "MOVPRFX", - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUBR" - ], - [ - "MOVPRFX", - "SQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUBR" - ], - [ - "SQSUB" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSUBR" - ], - [ - "MOVPRFX", - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUBR" - ], - [ - "MOVPRFX", - "SQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUBR" - ], - [ - "SQSUB" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSUBR" - ], - [ - "MOVPRFX", - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUBR" - ], - [ - "MOVPRFX", - "SQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUBR" - ], - [ - "SQSUB" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSUBR" - ], - [ - "MOVPRFX", - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUBR" - ], - [ - "MOVPRFX", - "UQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUBR" - ], - [ - "UQSUB" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSUBR" - ], - [ - "MOVPRFX", - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUBR" - ], - [ - "MOVPRFX", - "UQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUBR" - ], - [ - "UQSUB" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSUBR" - ], - [ - "MOVPRFX", - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUBR" - ], - [ - "MOVPRFX", - "UQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUBR" - ], - [ - "UQSUB" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSUBR" - ], - [ - "MOVPRFX", - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUBR" - ], - [ - "MOVPRFX", - "UQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUBR" - ], - [ - "UQSUB" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSUBR" - ], - [ - "MOVPRFX", - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUBR" - ], - [ - "MOVPRFX", - "SQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUBR" - ], - [ - "SQSUB" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSUBR" - ], - [ - "MOVPRFX", - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUBR" - ], - [ - "MOVPRFX", - "SQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUBR" - ], - [ - "SQSUB" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSUBR" - ], - [ - "MOVPRFX", - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUBR" - ], - [ - "MOVPRFX", - "SQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUBR" - ], - [ - "SQSUB" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSUBR" - ], - [ - "MOVPRFX", - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUBR" - ], - [ - "MOVPRFX", - "SQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQSUBR" - ], - [ - "SQSUB" - ], - [ - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SQSUBR" - ], - [ - "MOVPRFX", - "SQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUBR" - ], - [ - "MOVPRFX", - "UQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUBR" - ], - [ - "UQSUB" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSUBR" - ], - [ - "MOVPRFX", - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUBR" - ], - [ - "MOVPRFX", - "UQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUBR" - ], - [ - "UQSUB" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSUBR" - ], - [ - "MOVPRFX", - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUBR" - ], - [ - "MOVPRFX", - "UQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUBR" - ], - [ - "UQSUB" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSUBR" - ], - [ - "MOVPRFX", - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUBR" - ], - [ - "MOVPRFX", - "UQSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQSUBR" - ], - [ - "UQSUB" - ], - [ - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqsubr[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "UQSUBR" - ], - [ - "MOVPRFX", - "UQSUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtnb[_s16]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQXTNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtnb[_s32]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQXTNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtnb[_s64]", - "arguments": [ - "svint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQXTNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtnb[_u16]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQXTNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtnb[_u32]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQXTNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtnb[_u64]", - "arguments": [ - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQXTNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtnt[_s16]", - "arguments": [ - "svint8_t even", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op": { - "register": "Zop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQXTNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtnt[_s32]", - "arguments": [ - "svint16_t even", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQXTNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtnt[_s64]", - "arguments": [ - "svint32_t even", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op": { - "register": "Zop.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQXTNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtnt[_u16]", - "arguments": [ - "svuint8_t even", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op": { - "register": "Zop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQXTNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtnt[_u32]", - "arguments": [ - "svuint16_t even", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQXTNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtnt[_u64]", - "arguments": [ - "svuint32_t even", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op": { - "register": "Zop.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQXTNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtunb[_s16]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQXTUNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtunb[_s32]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQXTUNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtunb[_s64]", - "arguments": [ - "svint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQXTUNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtunt[_s16]", - "arguments": [ - "svuint8_t even", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op": { - "register": "Zop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQXTUNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtunt[_s32]", - "arguments": [ - "svuint16_t even", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQXTUNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svqxtunt[_s64]", - "arguments": [ - "svuint32_t even", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op": { - "register": "Zop.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQXTUNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnb[_n_s16]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnb[_n_s32]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnb[_n_s64]", - "arguments": [ - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnb[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnb[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnb[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnb[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnb[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnb[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnb[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnb[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnb[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnt[_n_s16]", - "arguments": [ - "svint8_t even", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnt[_n_s32]", - "arguments": [ - "svint16_t even", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnt[_n_s64]", - "arguments": [ - "svint32_t even", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnt[_n_u16]", - "arguments": [ - "svuint8_t even", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnt[_n_u32]", - "arguments": [ - "svuint16_t even", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnt[_n_u64]", - "arguments": [ - "svuint32_t even", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnt[_s16]", - "arguments": [ - "svint8_t even", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnt[_s32]", - "arguments": [ - "svint16_t even", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnt[_s64]", - "arguments": [ - "svint32_t even", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnt[_u16]", - "arguments": [ - "svuint8_t even", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnt[_u32]", - "arguments": [ - "svuint16_t even", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svraddhnt[_u64]", - "arguments": [ - "svuint32_t even", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RADDHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrax1[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RAX1" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrax1[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RAX1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_s16]_m", - "arguments": [ - "svint16_t inactive", - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RBIT" - ], - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RBIT" - ], - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_s32]_m", - "arguments": [ - "svint32_t inactive", - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RBIT" - ], - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RBIT" - ], - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_s64]_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RBIT" - ], - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RBIT" - ], - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_s8]_m", - "arguments": [ - "svint8_t inactive", - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.B|Ztied.B" - }, - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RBIT" - ], - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RBIT" - ], - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_u16]_m", - "arguments": [ - "svuint16_t inactive", - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RBIT" - ], - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RBIT" - ], - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_u32]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RBIT" - ], - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RBIT" - ], - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_u64]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RBIT" - ], - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RBIT" - ], - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_u8]_m", - "arguments": [ - "svuint8_t inactive", - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.B|Ztied.B" - }, - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RBIT" - ], - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B|Ztied.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RBIT" - ], - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrbit[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "RBIT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrdffr", - "arguments": [], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RDFFR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrdffr_z", - "arguments": [ - "svbool_t pg" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RDFFR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrecpe[_f32]", - "arguments": [ - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRECPE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrecpe[_f64]", - "arguments": [ - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRECPE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrecpe[_u32]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URECPE" - ], - [ - "MOVPRFX", - "URECPE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrecpe[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URECPE" - ], - [ - "MOVPRFX", - "URECPE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrecpe[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URECPE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrecps[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRECPS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrecps[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRECPS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrecpx[_f32]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRECPX" - ], - [ - "MOVPRFX", - "FRECPX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrecpx[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRECPX" - ], - [ - "MOVPRFX", - "FRECPX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrecpx[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FRECPX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrecpx[_f64]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRECPX" - ], - [ - "MOVPRFX", - "FRECPX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrecpx[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRECPX" - ], - [ - "MOVPRFX", - "FRECPX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrecpx[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FRECPX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f32[_f32]", - "arguments": [ - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f32[_f64]", - "arguments": [ - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f32[_s16]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f32[_s32]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f32[_s64]", - "arguments": [ - "svint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f32[_s8]", - "arguments": [ - "svint8_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f32[_u16]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f32[_u32]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f32[_u64]", - "arguments": [ - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f32[_u8]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f64[_f32]", - "arguments": [ - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f64[_f64]", - "arguments": [ - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f64[_s16]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f64[_s32]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f64[_s64]", - "arguments": [ - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f64[_s8]", - "arguments": [ - "svint8_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f64[_u16]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f64[_u32]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f64[_u64]", - "arguments": [ - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_f64[_u8]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s16[_f32]", - "arguments": [ - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s16[_f64]", - "arguments": [ - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s16[_s16]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s16[_s32]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s16[_s64]", - "arguments": [ - "svint64_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s16[_s8]", - "arguments": [ - "svint8_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s16[_u16]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s16[_u32]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s16[_u64]", - "arguments": [ - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s16[_u8]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s32[_f32]", - "arguments": [ - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s32[_f64]", - "arguments": [ - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s32[_s16]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s32[_s32]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s32[_s64]", - "arguments": [ - "svint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s32[_s8]", - "arguments": [ - "svint8_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s32[_u16]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s32[_u32]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s32[_u64]", - "arguments": [ - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s32[_u8]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s64[_f32]", - "arguments": [ - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s64[_f64]", - "arguments": [ - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s64[_s16]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s64[_s32]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s64[_s64]", - "arguments": [ - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s64[_s8]", - "arguments": [ - "svint8_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s64[_u16]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s64[_u32]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s64[_u64]", - "arguments": [ - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s64[_u8]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s8[_f32]", - "arguments": [ - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s8[_f64]", - "arguments": [ - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s8[_s16]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s8[_s32]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s8[_s64]", - "arguments": [ - "svint64_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s8[_s8]", - "arguments": [ - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s8[_u16]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s8[_u32]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s8[_u64]", - "arguments": [ - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_s8[_u8]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u16[_f32]", - "arguments": [ - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u16[_f64]", - "arguments": [ - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u16[_s16]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u16[_s32]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u16[_s64]", - "arguments": [ - "svint64_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u16[_s8]", - "arguments": [ - "svint8_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u16[_u16]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u16[_u32]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u16[_u64]", - "arguments": [ - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u16[_u8]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u32[_f32]", - "arguments": [ - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u32[_f64]", - "arguments": [ - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u32[_s16]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u32[_s32]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u32[_s64]", - "arguments": [ - "svint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u32[_s8]", - "arguments": [ - "svint8_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u32[_u16]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u32[_u32]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u32[_u64]", - "arguments": [ - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u32[_u8]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u64[_f32]", - "arguments": [ - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u64[_f64]", - "arguments": [ - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u64[_s16]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u64[_s32]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u64[_s64]", - "arguments": [ - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u64[_s8]", - "arguments": [ - "svint8_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u64[_u16]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u64[_u32]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u64[_u64]", - "arguments": [ - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u64[_u8]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u8[_f32]", - "arguments": [ - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u8[_f64]", - "arguments": [ - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u8[_s16]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u8[_s32]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u8[_s64]", - "arguments": [ - "svint64_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u8[_s8]", - "arguments": [ - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u8[_u16]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u8[_u32]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u8[_u64]", - "arguments": [ - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svreinterpret_u8[_u8]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svrev[_f32]", - "arguments": [ - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrev[_f64]", - "arguments": [ - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrev[_s16]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrev[_s32]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrev[_s64]", - "arguments": [ - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrev[_s8]", - "arguments": [ - "svint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrev[_u16]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrev[_u32]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrev[_u64]", - "arguments": [ - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrev[_u8]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrev_b16", - "arguments": [ - "svbool_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Pop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrev_b32", - "arguments": [ - "svbool_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Pop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrev_b64", - "arguments": [ - "svbool_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Pop.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrev_b8", - "arguments": [ - "svbool_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Pop.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REV" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_s16]_m", - "arguments": [ - "svint16_t inactive", - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVB" - ], - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVB" - ], - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_s32]_m", - "arguments": [ - "svint32_t inactive", - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVB" - ], - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVB" - ], - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_s64]_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVB" - ], - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVB" - ], - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_u16]_m", - "arguments": [ - "svuint16_t inactive", - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.H|Ztied.H" - }, - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVB" - ], - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H|Ztied.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVB" - ], - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_u32]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVB" - ], - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVB" - ], - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_u64]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVB" - ], - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVB" - ], - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevb[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "REVB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevh[_s32]_m", - "arguments": [ - "svint32_t inactive", - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVH" - ], - [ - "MOVPRFX", - "REVH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevh[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVH" - ], - [ - "MOVPRFX", - "REVH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevh[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "REVH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevh[_s64]_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVH" - ], - [ - "MOVPRFX", - "REVH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevh[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVH" - ], - [ - "MOVPRFX", - "REVH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevh[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "REVH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevh[_u32]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVH" - ], - [ - "MOVPRFX", - "REVH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevh[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVH" - ], - [ - "MOVPRFX", - "REVH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevh[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "REVH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevh[_u64]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVH" - ], - [ - "MOVPRFX", - "REVH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevh[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVH" - ], - [ - "MOVPRFX", - "REVH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevh[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "REVH" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevw[_s64]_m", - "arguments": [ - "svint64_t inactive", - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVW" - ], - [ - "MOVPRFX", - "REVW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevw[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVW" - ], - [ - "MOVPRFX", - "REVW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevw[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "REVW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevw[_u64]_m", - "arguments": [ - "svuint64_t inactive", - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVW" - ], - [ - "MOVPRFX", - "REVW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevw[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "REVW" - ], - [ - "MOVPRFX", - "REVW" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrevw[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "REVW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRHADD" - ], - [ - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRHADD" - ], - [ - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRHADD" - ], - [ - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRHADD" - ], - [ - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URHADD" - ], - [ - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URHADD" - ], - [ - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URHADD" - ], - [ - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URHADD" - ], - [ - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRHADD" - ], - [ - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRHADD" - ], - [ - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRHADD" - ], - [ - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRHADD" - ], - [ - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SRHADD" - ], - [ - "MOVPRFX", - "SRHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URHADD" - ], - [ - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URHADD" - ], - [ - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URHADD" - ], - [ - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URHADD" - ], - [ - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrhadd[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URHADD" - ], - [ - "MOVPRFX", - "URHADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrinta[_f32]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTA" - ], - [ - "MOVPRFX", - "FRINTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrinta[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTA" - ], - [ - "MOVPRFX", - "FRINTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrinta[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FRINTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrinta[_f64]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTA" - ], - [ - "MOVPRFX", - "FRINTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrinta[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTA" - ], - [ - "MOVPRFX", - "FRINTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrinta[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FRINTA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrinti[_f32]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTI" - ], - [ - "MOVPRFX", - "FRINTI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrinti[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTI" - ], - [ - "MOVPRFX", - "FRINTI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrinti[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FRINTI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrinti[_f64]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTI" - ], - [ - "MOVPRFX", - "FRINTI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrinti[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTI" - ], - [ - "MOVPRFX", - "FRINTI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrinti[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FRINTI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintm[_f32]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTM" - ], - [ - "MOVPRFX", - "FRINTM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintm[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTM" - ], - [ - "MOVPRFX", - "FRINTM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintm[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FRINTM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintm[_f64]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTM" - ], - [ - "MOVPRFX", - "FRINTM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintm[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTM" - ], - [ - "MOVPRFX", - "FRINTM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintm[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FRINTM" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintn[_f32]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTN" - ], - [ - "MOVPRFX", - "FRINTN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintn[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTN" - ], - [ - "MOVPRFX", - "FRINTN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintn[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FRINTN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintn[_f64]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTN" - ], - [ - "MOVPRFX", - "FRINTN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintn[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTN" - ], - [ - "MOVPRFX", - "FRINTN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintn[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FRINTN" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintp[_f32]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTP" - ], - [ - "MOVPRFX", - "FRINTP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintp[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTP" - ], - [ - "MOVPRFX", - "FRINTP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintp[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FRINTP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintp[_f64]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTP" - ], - [ - "MOVPRFX", - "FRINTP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintp[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTP" - ], - [ - "MOVPRFX", - "FRINTP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintp[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FRINTP" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintx[_f32]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTX" - ], - [ - "MOVPRFX", - "FRINTX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintx[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTX" - ], - [ - "MOVPRFX", - "FRINTX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintx[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FRINTX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintx[_f64]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTX" - ], - [ - "MOVPRFX", - "FRINTX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintx[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTX" - ], - [ - "MOVPRFX", - "FRINTX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintx[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FRINTX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintz[_f32]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTZ" - ], - [ - "MOVPRFX", - "FRINTZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintz[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTZ" - ], - [ - "MOVPRFX", - "FRINTZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintz[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FRINTZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintz[_f64]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTZ" - ], - [ - "MOVPRFX", - "FRINTZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintz[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRINTZ" - ], - [ - "MOVPRFX", - "FRINTZ" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrintz[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FRINTZ" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "SRSHR" - ], - [ - "SRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "SRSHR" - ], - [ - "SRSHL" - ], - [ - "SRSHLR" - ], - [ - "MOVPRFX", - "SRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "SRSHR" - ], - [ - "MOVPRFX", - "SRSHL" - ], - [ - "MOVPRFX", - "SRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "SRSHR" - ], - [ - "SRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "SRSHR" - ], - [ - "SRSHL" - ], - [ - "SRSHLR" - ], - [ - "MOVPRFX", - "SRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "SRSHR" - ], - [ - "MOVPRFX", - "SRSHL" - ], - [ - "MOVPRFX", - "SRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "SRSHR" - ], - [ - "SRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "SRSHR" - ], - [ - "SRSHL" - ], - [ - "SRSHLR" - ], - [ - "MOVPRFX", - "SRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "SRSHR" - ], - [ - "MOVPRFX", - "SRSHL" - ], - [ - "MOVPRFX", - "SRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "SRSHR" - ], - [ - "SRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "SRSHR" - ], - [ - "SRSHL" - ], - [ - "SRSHLR" - ], - [ - "MOVPRFX", - "SRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "SRSHR" - ], - [ - "MOVPRFX", - "SRSHL" - ], - [ - "MOVPRFX", - "SRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "URSHR" - ], - [ - "URSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "URSHR" - ], - [ - "URSHL" - ], - [ - "URSHLR" - ], - [ - "MOVPRFX", - "URSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "URSHR" - ], - [ - "MOVPRFX", - "URSHL" - ], - [ - "MOVPRFX", - "URSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "URSHR" - ], - [ - "URSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "URSHR" - ], - [ - "URSHL" - ], - [ - "URSHLR" - ], - [ - "MOVPRFX", - "URSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "URSHR" - ], - [ - "MOVPRFX", - "URSHL" - ], - [ - "MOVPRFX", - "URSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "URSHR" - ], - [ - "URSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "URSHR" - ], - [ - "URSHL" - ], - [ - "URSHLR" - ], - [ - "MOVPRFX", - "URSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "URSHR" - ], - [ - "MOVPRFX", - "URSHL" - ], - [ - "MOVPRFX", - "URSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "URSHR" - ], - [ - "URSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "LSL" - ], - [ - "URSHR" - ], - [ - "URSHL" - ], - [ - "URSHLR" - ], - [ - "MOVPRFX", - "URSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "LSL" - ], - [ - "MOVPRFX", - "URSHR" - ], - [ - "MOVPRFX", - "URSHL" - ], - [ - "MOVPRFX", - "URSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSHL" - ], - [ - "MOVPRFX", - "SRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSHL" - ], - [ - "SRSHLR" - ], - [ - "MOVPRFX", - "SRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SRSHL" - ], - [ - "MOVPRFX", - "SRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSHL" - ], - [ - "MOVPRFX", - "SRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSHL" - ], - [ - "SRSHLR" - ], - [ - "MOVPRFX", - "SRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SRSHL" - ], - [ - "MOVPRFX", - "SRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSHL" - ], - [ - "MOVPRFX", - "SRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSHL" - ], - [ - "SRSHLR" - ], - [ - "MOVPRFX", - "SRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SRSHL" - ], - [ - "MOVPRFX", - "SRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSHL" - ], - [ - "MOVPRFX", - "SRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSHL" - ], - [ - "SRSHLR" - ], - [ - "MOVPRFX", - "SRSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SRSHL" - ], - [ - "MOVPRFX", - "SRSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSHL" - ], - [ - "MOVPRFX", - "URSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSHL" - ], - [ - "URSHLR" - ], - [ - "MOVPRFX", - "URSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URSHL" - ], - [ - "MOVPRFX", - "URSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSHL" - ], - [ - "MOVPRFX", - "URSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSHL" - ], - [ - "URSHLR" - ], - [ - "MOVPRFX", - "URSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URSHL" - ], - [ - "MOVPRFX", - "URSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSHL" - ], - [ - "MOVPRFX", - "URSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSHL" - ], - [ - "URSHLR" - ], - [ - "MOVPRFX", - "URSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URSHL" - ], - [ - "MOVPRFX", - "URSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSHL" - ], - [ - "MOVPRFX", - "URSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSHL" - ], - [ - "URSHLR" - ], - [ - "MOVPRFX", - "URSHL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshl[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URSHL" - ], - [ - "MOVPRFX", - "URSHLR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSHR" - ], - [ - "MOVPRFX", - "SRSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSHR" - ], - [ - "MOVPRFX", - "SRSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SRSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSHR" - ], - [ - "MOVPRFX", - "SRSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSHR" - ], - [ - "MOVPRFX", - "SRSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SRSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSHR" - ], - [ - "MOVPRFX", - "SRSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSHR" - ], - [ - "MOVPRFX", - "SRSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Zop1.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SRSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSHR" - ], - [ - "MOVPRFX", - "SRSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSHR" - ], - [ - "MOVPRFX", - "SRSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SRSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSHR" - ], - [ - "MOVPRFX", - "URSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSHR" - ], - [ - "MOVPRFX", - "URSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSHR" - ], - [ - "MOVPRFX", - "URSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSHR" - ], - [ - "MOVPRFX", - "URSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSHR" - ], - [ - "MOVPRFX", - "URSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSHR" - ], - [ - "MOVPRFX", - "URSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Zop1.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSHR" - ], - [ - "MOVPRFX", - "URSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSHR" - ], - [ - "MOVPRFX", - "URSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshr[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URSHR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshrnb[_n_s16]", - "arguments": [ - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshrnb[_n_s32]", - "arguments": [ - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshrnb[_n_s64]", - "arguments": [ - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshrnb[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshrnb[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshrnb[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshrnt[_n_s16]", - "arguments": [ - "svint8_t even", - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshrnt[_n_s32]", - "arguments": [ - "svint16_t even", - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshrnt[_n_s64]", - "arguments": [ - "svint32_t even", - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshrnt[_n_u16]", - "arguments": [ - "svuint8_t even", - "svuint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshrnt[_n_u32]", - "arguments": [ - "svuint16_t even", - "svuint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrshrnt[_n_u64]", - "arguments": [ - "svuint32_t even", - "svuint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrsqrte[_f32]", - "arguments": [ - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRSQRTE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrsqrte[_f64]", - "arguments": [ - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRSQRTE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsqrte[_u32]_m", - "arguments": [ - "svuint32_t inactive", - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSQRTE" - ], - [ - "MOVPRFX", - "URSQRTE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsqrte[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSQRTE" - ], - [ - "MOVPRFX", - "URSQRTE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsqrte[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "URSQRTE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrsqrts[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRSQRTS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svrsqrts[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FRSQRTS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsra[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSRA" - ], - [ - "MOVPRFX", - "SRSRA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsra[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSRA" - ], - [ - "MOVPRFX", - "SRSRA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsra[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSRA" - ], - [ - "MOVPRFX", - "SRSRA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsra[_n_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRSRA" - ], - [ - "MOVPRFX", - "SRSRA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsra[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSRA" - ], - [ - "MOVPRFX", - "URSRA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsra[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSRA" - ], - [ - "MOVPRFX", - "URSRA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsra[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSRA" - ], - [ - "MOVPRFX", - "URSRA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsra[_n_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "URSRA" - ], - [ - "MOVPRFX", - "URSRA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnb[_n_s16]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnb[_n_s32]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnb[_n_s64]", - "arguments": [ - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnb[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnb[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnb[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnb[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnb[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnb[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnb[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnb[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnb[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnt[_n_s16]", - "arguments": [ - "svint8_t even", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnt[_n_s32]", - "arguments": [ - "svint16_t even", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnt[_n_s64]", - "arguments": [ - "svint32_t even", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnt[_n_u16]", - "arguments": [ - "svuint8_t even", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnt[_n_u32]", - "arguments": [ - "svuint16_t even", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnt[_n_u64]", - "arguments": [ - "svuint32_t even", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnt[_s16]", - "arguments": [ - "svint8_t even", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnt[_s32]", - "arguments": [ - "svint16_t even", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnt[_s64]", - "arguments": [ - "svint32_t even", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnt[_u16]", - "arguments": [ - "svuint8_t even", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnt[_u32]", - "arguments": [ - "svuint16_t even", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svrsubhnt[_u64]", - "arguments": [ - "svuint32_t even", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "RSUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsbclb[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SBCLB" - ], - [ - "MOVPRFX", - "SBCLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsbclb[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SBCLB" - ], - [ - "MOVPRFX", - "SBCLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsbclb[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SBCLB" - ], - [ - "MOVPRFX", - "SBCLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsbclb[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SBCLB" - ], - [ - "MOVPRFX", - "SBCLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsbclt[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SBCLT" - ], - [ - "MOVPRFX", - "SBCLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsbclt[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SBCLT" - ], - [ - "MOVPRFX", - "SBCLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsbclt[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "svuint32_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "op3": { - "register": "Zop3.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SBCLT" - ], - [ - "MOVPRFX", - "SBCLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsbclt[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "svuint64_t op3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "op3": { - "register": "Zop3.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SBCLT" - ], - [ - "MOVPRFX", - "SBCLT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svscale[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSCALE" - ], - [ - "MOVPRFX", - "FSCALE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svscale[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSCALE" - ], - [ - "MOVPRFX", - "FSCALE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svscale[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FSCALE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svscale[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSCALE" - ], - [ - "MOVPRFX", - "FSCALE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svscale[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSCALE" - ], - [ - "MOVPRFX", - "FSCALE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svscale[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FSCALE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svscale[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSCALE" - ], - [ - "MOVPRFX", - "FSCALE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svscale[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSCALE" - ], - [ - "MOVPRFX", - "FSCALE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svscale[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FSCALE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svscale[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSCALE" - ], - [ - "MOVPRFX", - "FSCALE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svscale[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSCALE" - ], - [ - "MOVPRFX", - "FSCALE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svscale[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FSCALE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsel[_b]", - "arguments": [ - "svbool_t pg", - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Pop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SEL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsel[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SEL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsel[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SEL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsel[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SEL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsel[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SEL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsel[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SEL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsel[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SEL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsel[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SEL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsel[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SEL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsel[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SEL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsel[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SEL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svset2[_f32]", - "arguments": [ - "svfloat32x2_t tuple", - "uint64_t imm_index", - "svfloat32_t x" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32x2_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset2[_f64]", - "arguments": [ - "svfloat64x2_t tuple", - "uint64_t imm_index", - "svfloat64_t x" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64x2_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset2[_s16]", - "arguments": [ - "svint16x2_t tuple", - "uint64_t imm_index", - "svint16_t x" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16x2_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset2[_s32]", - "arguments": [ - "svint32x2_t tuple", - "uint64_t imm_index", - "svint32_t x" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32x2_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset2[_s64]", - "arguments": [ - "svint64x2_t tuple", - "uint64_t imm_index", - "svint64_t x" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64x2_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset2[_s8]", - "arguments": [ - "svint8x2_t tuple", - "uint64_t imm_index", - "svint8_t x" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8x2_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset2[_u16]", - "arguments": [ - "svuint16x2_t tuple", - "uint64_t imm_index", - "svuint16_t x" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16x2_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset2[_u32]", - "arguments": [ - "svuint32x2_t tuple", - "uint64_t imm_index", - "svuint32_t x" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32x2_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset2[_u64]", - "arguments": [ - "svuint64x2_t tuple", - "uint64_t imm_index", - "svuint64_t x" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64x2_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset2[_u8]", - "arguments": [ - "svuint8x2_t tuple", - "uint64_t imm_index", - "svuint8_t x" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8x2_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 1 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset3[_f32]", - "arguments": [ - "svfloat32x3_t tuple", - "uint64_t imm_index", - "svfloat32_t x" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32x3_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset3[_f64]", - "arguments": [ - "svfloat64x3_t tuple", - "uint64_t imm_index", - "svfloat64_t x" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64x3_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset3[_s16]", - "arguments": [ - "svint16x3_t tuple", - "uint64_t imm_index", - "svint16_t x" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16x3_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset3[_s32]", - "arguments": [ - "svint32x3_t tuple", - "uint64_t imm_index", - "svint32_t x" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32x3_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset3[_s64]", - "arguments": [ - "svint64x3_t tuple", - "uint64_t imm_index", - "svint64_t x" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64x3_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset3[_s8]", - "arguments": [ - "svint8x3_t tuple", - "uint64_t imm_index", - "svint8_t x" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8x3_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset3[_u16]", - "arguments": [ - "svuint16x3_t tuple", - "uint64_t imm_index", - "svuint16_t x" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16x3_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset3[_u32]", - "arguments": [ - "svuint32x3_t tuple", - "uint64_t imm_index", - "svuint32_t x" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32x3_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset3[_u64]", - "arguments": [ - "svuint64x3_t tuple", - "uint64_t imm_index", - "svuint64_t x" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64x3_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset3[_u8]", - "arguments": [ - "svuint8x3_t tuple", - "uint64_t imm_index", - "svuint8_t x" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8x3_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 2 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset4[_f32]", - "arguments": [ - "svfloat32x4_t tuple", - "uint64_t imm_index", - "svfloat32_t x" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32x4_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset4[_f64]", - "arguments": [ - "svfloat64x4_t tuple", - "uint64_t imm_index", - "svfloat64_t x" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64x4_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset4[_s16]", - "arguments": [ - "svint16x4_t tuple", - "uint64_t imm_index", - "svint16_t x" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16x4_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset4[_s32]", - "arguments": [ - "svint32x4_t tuple", - "uint64_t imm_index", - "svint32_t x" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32x4_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset4[_s64]", - "arguments": [ - "svint64x4_t tuple", - "uint64_t imm_index", - "svint64_t x" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64x4_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset4[_s8]", - "arguments": [ - "svint8x4_t tuple", - "uint64_t imm_index", - "svint8_t x" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8x4_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset4[_u16]", - "arguments": [ - "svuint16x4_t tuple", - "uint64_t imm_index", - "svuint16_t x" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16x4_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset4[_u32]", - "arguments": [ - "svuint32x4_t tuple", - "uint64_t imm_index", - "svuint32_t x" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32x4_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset4[_u64]", - "arguments": [ - "svuint64x4_t tuple", - "uint64_t imm_index", - "svuint64_t x" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64x4_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svset4[_u8]", - "arguments": [ - "svuint8x4_t tuple", - "uint64_t imm_index", - "svuint8_t x" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8x4_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - } - }, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svsetffr", - "arguments": [], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": {}, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SETFFR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshllb[_n_s16]", - "arguments": [ - "svint8_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSHLLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshllb[_n_s32]", - "arguments": [ - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 15 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSHLLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshllb[_n_s64]", - "arguments": [ - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 31 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSHLLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshllb[_n_u16]", - "arguments": [ - "svuint8_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USHLLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshllb[_n_u32]", - "arguments": [ - "svuint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 15 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USHLLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshllb[_n_u64]", - "arguments": [ - "svuint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 31 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USHLLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshllt[_n_s16]", - "arguments": [ - "svint8_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSHLLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshllt[_n_s32]", - "arguments": [ - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 15 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSHLLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshllt[_n_s64]", - "arguments": [ - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 31 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSHLLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshllt[_n_u16]", - "arguments": [ - "svuint8_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USHLLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshllt[_n_u32]", - "arguments": [ - "svuint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 15 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USHLLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshllt[_n_u64]", - "arguments": [ - "svuint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 0, - "maximum": 31 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USHLLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshrnb[_n_s16]", - "arguments": [ - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshrnb[_n_s32]", - "arguments": [ - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshrnb[_n_s64]", - "arguments": [ - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshrnb[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshrnb[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshrnb[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHRNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshrnt[_n_s16]", - "arguments": [ - "svint8_t even", - "svint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshrnt[_n_s32]", - "arguments": [ - "svint16_t even", - "svint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshrnt[_n_s64]", - "arguments": [ - "svint32_t even", - "svint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshrnt[_n_u16]", - "arguments": [ - "svuint8_t even", - "svuint16_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "imm2": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshrnt[_n_u32]", - "arguments": [ - "svuint16_t even", - "svuint32_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "imm2": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svshrnt[_n_u64]", - "arguments": [ - "svuint32_t even", - "svuint64_t op1", - "uint64_t imm2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "imm2": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SHRNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsli[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 15 - }, - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SLI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsli[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 31 - }, - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SLI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsli[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 63 - }, - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SLI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsli[_n_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SLI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsli[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 15 - }, - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SLI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsli[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 31 - }, - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SLI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsli[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 63 - }, - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SLI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsli[_n_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SLI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsm4e[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SM4E" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsm4ekey[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SM4EKEY" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsplice[_f32]", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SPLICE" - ], - [ - "MOVPRFX", - "SPLICE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsplice[_f64]", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SPLICE" - ], - [ - "MOVPRFX", - "SPLICE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsplice[_s16]", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SPLICE" - ], - [ - "MOVPRFX", - "SPLICE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsplice[_s32]", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SPLICE" - ], - [ - "MOVPRFX", - "SPLICE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsplice[_s64]", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SPLICE" - ], - [ - "MOVPRFX", - "SPLICE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsplice[_s8]", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SPLICE" - ], - [ - "MOVPRFX", - "SPLICE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsplice[_u16]", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SPLICE" - ], - [ - "MOVPRFX", - "SPLICE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsplice[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SPLICE" - ], - [ - "MOVPRFX", - "SPLICE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsplice[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SPLICE" - ], - [ - "MOVPRFX", - "SPLICE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsplice[_u8]", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SPLICE" - ], - [ - "MOVPRFX", - "SPLICE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USQADD" - ], - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USQADD" - ], - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USQADD" - ], - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USQADD" - ], - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UQADD" - ], - [ - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USQADD" - ], - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USQADD" - ], - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USQADD" - ], - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USQADD" - ], - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USQADD" - ], - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USQADD" - ], - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USQADD" - ], - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USQADD" - ], - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsqadd[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "USQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsqrt[_f32]_m", - "arguments": [ - "svfloat32_t inactive", - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.S|Ztied.S" - }, - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSQRT" - ], - [ - "MOVPRFX", - "FSQRT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsqrt[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S|Ztied.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSQRT" - ], - [ - "MOVPRFX", - "FSQRT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsqrt[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FSQRT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsqrt[_f64]_m", - "arguments": [ - "svfloat64_t inactive", - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "inactive": { - "register": "Zinactive.D|Ztied.D" - }, - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSQRT" - ], - [ - "MOVPRFX", - "FSQRT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsqrt[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D|Ztied.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSQRT" - ], - [ - "MOVPRFX", - "FSQRT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsqrt[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FSQRT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsra[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSRA" - ], - [ - "MOVPRFX", - "SSRA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsra[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSRA" - ], - [ - "MOVPRFX", - "SSRA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsra[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSRA" - ], - [ - "MOVPRFX", - "SSRA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsra[_n_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSRA" - ], - [ - "MOVPRFX", - "SSRA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsra[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USRA" - ], - [ - "MOVPRFX", - "USRA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsra[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USRA" - ], - [ - "MOVPRFX", - "USRA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsra[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USRA" - ], - [ - "MOVPRFX", - "USRA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsra[_n_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USRA" - ], - [ - "MOVPRFX", - "USRA" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsri[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsri[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsri[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsri[_n_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsri[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsri[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsri[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsri[_n_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SRI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1[_f32]", - "arguments": [ - "svbool_t pg", - "float32_t *base", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ], - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1[_s16]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svint16_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1[_s32]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ], - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1[_s8]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "svint8_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1[_u16]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svuint16_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1[_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ], - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1[_u8]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "svuint8_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u32base]_index[_f32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u32base]_index[_s32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u32base]_index[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u32base]_offset[_f32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u32base]_offset[_s32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u32base]_offset[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u32base_f32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u32base_s32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u32base_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u64base]_index[_f64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ], - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u64base]_index[_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ], - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u64base]_index[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ], - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u64base]_offset[_f64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ], - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u64base]_offset[_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ], - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u64base]_offset[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ], - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u64base_f64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u64base_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter[_u64base_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[s32]index[_f32]", - "arguments": [ - "svbool_t pg", - "float32_t *base", - "svint32_t indices", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[s32]index[_s32]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svint32_t indices", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[s32]index[_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svint32_t indices", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[s32]offset[_f32]", - "arguments": [ - "svbool_t pg", - "float32_t *base", - "svint32_t offsets", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[s32]offset[_s32]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svint32_t offsets", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[s32]offset[_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svint32_t offsets", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[s64]index[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "svint64_t indices", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[s64]index[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "svint64_t indices", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[s64]index[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "svint64_t indices", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[s64]offset[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "svint64_t offsets", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[s64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "svint64_t offsets", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[s64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "svint64_t offsets", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[u32]index[_f32]", - "arguments": [ - "svbool_t pg", - "float32_t *base", - "svuint32_t indices", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[u32]index[_s32]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svuint32_t indices", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[u32]index[_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svuint32_t indices", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[u32]offset[_f32]", - "arguments": [ - "svbool_t pg", - "float32_t *base", - "svuint32_t offsets", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[u32]offset[_s32]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svuint32_t offsets", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[u32]offset[_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svuint32_t offsets", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[u64]index[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "svuint64_t indices", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[u64]index[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "svuint64_t indices", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[u64]index[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "svuint64_t indices", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[u64]offset[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "svuint64_t offsets", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[u64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "svuint64_t offsets", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_scatter_[u64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "svuint64_t offsets", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_vnum[_f32]", - "arguments": [ - "svbool_t pg", - "float32_t *base", - "int64_t vnum", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_vnum[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "int64_t vnum", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ], - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_vnum[_s16]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "int64_t vnum", - "svint16_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.H" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_vnum[_s32]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "int64_t vnum", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_vnum[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "int64_t vnum", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ], - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_vnum[_s8]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "int64_t vnum", - "svint8_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.B" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_vnum[_u16]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "int64_t vnum", - "svuint16_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.H" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_vnum[_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "int64_t vnum", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_vnum[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "int64_t vnum", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1D" - ], - [ - "ST1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1_vnum[_u8]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "int64_t vnum", - "svuint8_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.B" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b[_s16]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "svint16_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b[_s32]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b[_s64]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b[_u16]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "svuint16_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b[_u32]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b[_u64]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_scatter[_u32base]_offset[_s32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_scatter[_u32base]_offset[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_scatter[_u32base_s32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_scatter[_u32base_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_scatter[_u64base]_offset[_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_scatter[_u64base]_offset[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_scatter[_u64base_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_scatter[_u64base_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_scatter_[s32]offset[_s32]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "svint32_t offsets", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_scatter_[s32]offset[_u32]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "svint32_t offsets", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_scatter_[s64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "svint64_t offsets", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_scatter_[s64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "svint64_t offsets", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_scatter_[u32]offset[_s32]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "svuint32_t offsets", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_scatter_[u32]offset[_u32]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "svuint32_t offsets", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_scatter_[u64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "svuint64_t offsets", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_scatter_[u64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "svuint64_t offsets", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_vnum[_s16]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "int64_t vnum", - "svint16_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.H" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_vnum[_s32]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "int64_t vnum", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_vnum[_s64]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "int64_t vnum", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_vnum[_u16]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "int64_t vnum", - "svuint16_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.H" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_vnum[_u32]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "int64_t vnum", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1b_vnum[_u64]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "int64_t vnum", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1B" - ], - [ - "ST1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h[_s32]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h[_s64]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h[_u32]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h[_u64]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter[_u32base]_index[_s32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter[_u32base]_index[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter[_u32base]_offset[_s32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter[_u32base]_offset[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter[_u32base_s32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter[_u32base_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter[_u64base]_index[_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter[_u64base]_index[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter[_u64base]_offset[_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter[_u64base]_offset[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter[_u64base_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter[_u64base_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter_[s32]index[_s32]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svint32_t indices", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter_[s32]index[_u32]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svint32_t indices", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter_[s32]offset[_s32]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svint32_t offsets", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter_[s32]offset[_u32]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svint32_t offsets", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter_[s64]index[_s64]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svint64_t indices", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter_[s64]index[_u64]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svint64_t indices", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter_[s64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svint64_t offsets", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter_[s64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svint64_t offsets", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter_[u32]index[_s32]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svuint32_t indices", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter_[u32]index[_u32]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svuint32_t indices", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "indices": { - "register": "Zindices.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter_[u32]offset[_s32]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svuint32_t offsets", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter_[u32]offset[_u32]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svuint32_t offsets", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter_[u64]index[_s64]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svuint64_t indices", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter_[u64]index[_u64]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svuint64_t indices", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter_[u64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svuint64_t offsets", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_scatter_[u64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svuint64_t offsets", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_vnum[_s32]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "int64_t vnum", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_vnum[_s64]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "int64_t vnum", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_vnum[_u32]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "int64_t vnum", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1h_vnum[_u64]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "int64_t vnum", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1H" - ], - [ - "ST1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w[_s64]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w[_u64]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w_scatter[_u64base]_index[_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w_scatter[_u64base]_index[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w_scatter[_u64base]_offset[_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w_scatter[_u64base]_offset[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w_scatter[_u64base_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w_scatter[_u64base_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w_scatter_[s64]index[_s64]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svint64_t indices", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w_scatter_[s64]index[_u64]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svint64_t indices", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w_scatter_[s64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svint64_t offsets", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w_scatter_[s64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svint64_t offsets", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w_scatter_[u64]index[_s64]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svuint64_t indices", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w_scatter_[u64]index[_u64]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svuint64_t indices", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w_scatter_[u64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svuint64_t offsets", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w_scatter_[u64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svuint64_t offsets", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w_vnum[_s64]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "int64_t vnum", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst1w_vnum[_u64]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "int64_t vnum", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST1W" - ], - [ - "ST1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2[_f32]", - "arguments": [ - "svbool_t pg", - "float32_t *base", - "svfloat32x2_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S, Zdata1.S}" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2W" - ], - [ - "ST2W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "svfloat64x2_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D, Zdata1.D}" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2D" - ], - [ - "ST2D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2[_s16]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svint16x2_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.H, Zdata1.H}" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2H" - ], - [ - "ST2H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2[_s32]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svint32x2_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S, Zdata1.S}" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2W" - ], - [ - "ST2W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "svint64x2_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D, Zdata1.D}" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2D" - ], - [ - "ST2D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2[_s8]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "svint8x2_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.B, Zdata1.B}" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2B" - ], - [ - "ST2B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2[_u16]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svuint16x2_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.H, Zdata1.H}" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2H" - ], - [ - "ST2H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2[_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svuint32x2_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S, Zdata1.S}" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2W" - ], - [ - "ST2W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "svuint64x2_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D, Zdata1.D}" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2D" - ], - [ - "ST2D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2[_u8]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "svuint8x2_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.B, Zdata1.B}" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2B" - ], - [ - "ST2B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2_vnum[_f32]", - "arguments": [ - "svbool_t pg", - "float32_t *base", - "int64_t vnum", - "svfloat32x2_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S, Zdata1.S}" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2W" - ], - [ - "ST2W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2_vnum[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "int64_t vnum", - "svfloat64x2_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D, Zdata1.D}" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2D" - ], - [ - "ST2D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2_vnum[_s16]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "int64_t vnum", - "svint16x2_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.H, Zdata1.H}" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2H" - ], - [ - "ST2H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2_vnum[_s32]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "int64_t vnum", - "svint32x2_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S, Zdata1.S}" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2W" - ], - [ - "ST2W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2_vnum[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "int64_t vnum", - "svint64x2_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D, Zdata1.D}" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2D" - ], - [ - "ST2D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2_vnum[_s8]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "int64_t vnum", - "svint8x2_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.B, Zdata1.B}" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2B" - ], - [ - "ST2B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2_vnum[_u16]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "int64_t vnum", - "svuint16x2_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.H, Zdata1.H}" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2H" - ], - [ - "ST2H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2_vnum[_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "int64_t vnum", - "svuint32x2_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S, Zdata1.S}" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2W" - ], - [ - "ST2W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2_vnum[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "int64_t vnum", - "svuint64x2_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D, Zdata1.D}" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2D" - ], - [ - "ST2D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst2_vnum[_u8]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "int64_t vnum", - "svuint8x2_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.B, Zdata1.B}" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST2B" - ], - [ - "ST2B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3[_f32]", - "arguments": [ - "svbool_t pg", - "float32_t *base", - "svfloat32x3_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S - Zdata2.S}" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3W" - ], - [ - "ST3W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "svfloat64x3_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D - Zdata2.D}" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3D" - ], - [ - "ST3D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3[_s16]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svint16x3_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.H - Zdata2.H}" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3H" - ], - [ - "ST3H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3[_s32]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svint32x3_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S - Zdata2.S}" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3W" - ], - [ - "ST3W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "svint64x3_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D - Zdata2.D}" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3D" - ], - [ - "ST3D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3[_s8]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "svint8x3_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.B - Zdata2.B}" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3B" - ], - [ - "ST3B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3[_u16]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svuint16x3_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.H - Zdata2.H}" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3H" - ], - [ - "ST3H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3[_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svuint32x3_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S - Zdata2.S}" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3W" - ], - [ - "ST3W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "svuint64x3_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D - Zdata2.D}" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3D" - ], - [ - "ST3D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3[_u8]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "svuint8x3_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.B - Zdata2.B}" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3B" - ], - [ - "ST3B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3_vnum[_f32]", - "arguments": [ - "svbool_t pg", - "float32_t *base", - "int64_t vnum", - "svfloat32x3_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S - Zdata2.S}" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3W" - ], - [ - "ST3W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3_vnum[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "int64_t vnum", - "svfloat64x3_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D - Zdata2.D}" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3D" - ], - [ - "ST3D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3_vnum[_s16]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "int64_t vnum", - "svint16x3_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.H - Zdata2.H}" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3H" - ], - [ - "ST3H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3_vnum[_s32]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "int64_t vnum", - "svint32x3_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S - Zdata2.S}" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3W" - ], - [ - "ST3W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3_vnum[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "int64_t vnum", - "svint64x3_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D - Zdata2.D}" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3D" - ], - [ - "ST3D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3_vnum[_s8]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "int64_t vnum", - "svint8x3_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.B - Zdata2.B}" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3B" - ], - [ - "ST3B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3_vnum[_u16]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "int64_t vnum", - "svuint16x3_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.H - Zdata2.H}" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3H" - ], - [ - "ST3H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3_vnum[_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "int64_t vnum", - "svuint32x3_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S - Zdata2.S}" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3W" - ], - [ - "ST3W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3_vnum[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "int64_t vnum", - "svuint64x3_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D - Zdata2.D}" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3D" - ], - [ - "ST3D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst3_vnum[_u8]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "int64_t vnum", - "svuint8x3_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.B - Zdata2.B}" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST3B" - ], - [ - "ST3B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4[_f32]", - "arguments": [ - "svbool_t pg", - "float32_t *base", - "svfloat32x4_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S - Zdata3.S}" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4W" - ], - [ - "ST4W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "svfloat64x4_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D - Zdata3.D}" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4D" - ], - [ - "ST4D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4[_s16]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svint16x4_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.H - Zdata3.H}" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4H" - ], - [ - "ST4H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4[_s32]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svint32x4_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S - Zdata3.S}" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4W" - ], - [ - "ST4W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "svint64x4_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D - Zdata3.D}" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4D" - ], - [ - "ST4D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4[_s8]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "svint8x4_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.B - Zdata3.B}" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4B" - ], - [ - "ST4B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4[_u16]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svuint16x4_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.H - Zdata3.H}" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4H" - ], - [ - "ST4H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4[_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svuint32x4_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S - Zdata3.S}" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4W" - ], - [ - "ST4W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "svuint64x4_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D - Zdata3.D}" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4D" - ], - [ - "ST4D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4[_u8]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "svuint8x4_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.B - Zdata3.B}" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4B" - ], - [ - "ST4B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4_vnum[_f32]", - "arguments": [ - "svbool_t pg", - "float32_t *base", - "int64_t vnum", - "svfloat32x4_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S - Zdata3.S}" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4W" - ], - [ - "ST4W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4_vnum[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "int64_t vnum", - "svfloat64x4_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D - Zdata3.D}" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4D" - ], - [ - "ST4D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4_vnum[_s16]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "int64_t vnum", - "svint16x4_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.H - Zdata3.H}" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4H" - ], - [ - "ST4H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4_vnum[_s32]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "int64_t vnum", - "svint32x4_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S - Zdata3.S}" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4W" - ], - [ - "ST4W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4_vnum[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "int64_t vnum", - "svint64x4_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D - Zdata3.D}" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4D" - ], - [ - "ST4D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4_vnum[_s8]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "int64_t vnum", - "svint8x4_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.B - Zdata3.B}" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4B" - ], - [ - "ST4B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4_vnum[_u16]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "int64_t vnum", - "svuint16x4_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.H - Zdata3.H}" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4H" - ], - [ - "ST4H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4_vnum[_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "int64_t vnum", - "svuint32x4_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.S - Zdata3.S}" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4W" - ], - [ - "ST4W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4_vnum[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "int64_t vnum", - "svuint64x4_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.D - Zdata3.D}" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4D" - ], - [ - "ST4D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svst4_vnum[_u8]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "int64_t vnum", - "svuint8x4_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "{Zdata0.B - Zdata3.B}" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ST4B" - ], - [ - "ST4B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1[_f32]", - "arguments": [ - "svbool_t pg", - "float32_t *base", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ], - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ], - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1[_s16]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svint16_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ], - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1[_s32]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ], - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ], - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1[_s8]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "svint8_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ], - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1[_u16]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svuint16_t data" - ], - "return_type": { - "element_bit_size": "16", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ], - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1[_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ], - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ], - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1[_u8]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "svuint8_t data" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ], - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u32base]_index[_f32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u32base]_index[_s32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u32base]_index[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u32base]_offset[_f32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u32base]_offset[_s32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u32base]_offset[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u32base_f32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u32base_s32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u32base_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u64base]_index[_f64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u64base]_index[_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u64base]_index[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "index * 8": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u64base]_offset[_f64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u64base]_offset[_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u64base]_offset[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u64base_f64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u64base_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter[_u64base_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter_[s64]index[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "svint64_t indices", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices * 8": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter_[s64]index[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "svint64_t indices", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices * 8": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter_[s64]index[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "svint64_t indices", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices * 8": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter_[s64]offset[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "svint64_t offsets", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter_[s64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "svint64_t offsets", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter_[s64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "svint64_t offsets", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter_[u32]offset[_f32]", - "arguments": [ - "svbool_t pg", - "float32_t *base", - "svuint32_t offsets", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter_[u32]offset[_s32]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svuint32_t offsets", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter_[u32]offset[_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svuint32_t offsets", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter_[u64]index[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "svuint64_t indices", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices * 8": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter_[u64]index[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "svuint64_t indices", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices * 8": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter_[u64]index[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "svuint64_t indices", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices * 8": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter_[u64]offset[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "svuint64_t offsets", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter_[u64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "svuint64_t offsets", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1_scatter_[u64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "svuint64_t offsets", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1_vnum[_f32]", - "arguments": [ - "svbool_t pg", - "float32_t *base", - "int64_t vnum", - "svfloat32_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ], - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1_vnum[_f64]", - "arguments": [ - "svbool_t pg", - "float64_t *base", - "int64_t vnum", - "svfloat64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ], - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1_vnum[_s16]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "int64_t vnum", - "svint16_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.H" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ], - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1_vnum[_s32]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "int64_t vnum", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ], - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1_vnum[_s64]", - "arguments": [ - "svbool_t pg", - "int64_t *base", - "int64_t vnum", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ], - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1_vnum[_s8]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "int64_t vnum", - "svint8_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.B" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ], - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1_vnum[_u16]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "int64_t vnum", - "svuint16_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.H" - }, - "pg": { - "register": "Pg.H" - }, - "vnum * svcnth()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ], - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1_vnum[_u32]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "int64_t vnum", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - }, - "vnum * svcntw()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ], - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1_vnum[_u64]", - "arguments": [ - "svbool_t pg", - "uint64_t *base", - "int64_t vnum", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - }, - "vnum * svcntd()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1D" - ], - [ - "STNT1D" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svstnt1_vnum[_u8]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "int64_t vnum", - "svuint8_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.B" - }, - "pg": { - "register": "Pg.B" - }, - "vnum * svcntb()": { - "register": "Xindex" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ], - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1b_scatter[_u32base]_offset[_s32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1b_scatter[_u32base]_offset[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1b_scatter[_u32base_s32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1b_scatter[_u32base_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1b_scatter[_u64base]_offset[_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1b_scatter[_u64base]_offset[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1b_scatter[_u64base_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1b_scatter[_u64base_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1b_scatter_[s64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "svint64_t offsets", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1b_scatter_[s64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "svint64_t offsets", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1b_scatter_[u32]offset[_s32]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "svuint32_t offsets", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1b_scatter_[u32]offset[_u32]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "svuint32_t offsets", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1b_scatter_[u64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "int8_t *base", - "svuint64_t offsets", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1b_scatter_[u64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "uint8_t *base", - "svuint64_t offsets", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1B" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter[_u32base]_index[_s32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter[_u32base]_index[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t index", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter[_u32base]_offset[_s32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter[_u32base]_offset[_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "int64_t offset", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter[_u32base_s32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter[_u32base_u32]", - "arguments": [ - "svbool_t pg", - "svuint32_t bases", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.S" - }, - "data": { - "register": "Zdata.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter[_u64base]_index[_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter[_u64base]_index[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "index * 2": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter[_u64base]_offset[_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter[_u64base]_offset[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter[_u64base_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter[_u64base_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter_[s64]index[_s64]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svint64_t indices", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices * 2": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter_[s64]index[_u64]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svint64_t indices", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices * 2": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter_[s64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svint64_t offsets", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter_[s64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svint64_t offsets", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter_[u32]offset[_s32]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svuint32_t offsets", - "svint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter_[u32]offset[_u32]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svuint32_t offsets", - "svuint32_t data" - ], - "return_type": { - "element_bit_size": "32", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.S" - }, - "offsets": { - "register": "Zoffsets.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter_[u64]index[_s64]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svuint64_t indices", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices * 2": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter_[u64]index[_u64]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svuint64_t indices", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices * 2": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter_[u64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "int16_t *base", - "svuint64_t offsets", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1h_scatter_[u64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "uint16_t *base", - "svuint64_t offsets", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1H" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1w_scatter[_u64base]_index[_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1w_scatter[_u64base]_index[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t index", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "index * 4": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1w_scatter[_u64base]_offset[_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1w_scatter[_u64base]_offset[_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "int64_t offset", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "offset": { - "register": "Xoffset" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1w_scatter[_u64base_s64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1w_scatter[_u64base_u64]", - "arguments": [ - "svbool_t pg", - "svuint64_t bases", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "bases": { - "register": "Zbases.D" - }, - "data": { - "register": "Zdata.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1w_scatter_[s64]index[_s64]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svint64_t indices", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices * 4": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1w_scatter_[s64]index[_u64]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svint64_t indices", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices * 4": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1w_scatter_[s64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svint64_t offsets", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1w_scatter_[s64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svint64_t offsets", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1w_scatter_[u64]index[_s64]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svuint64_t indices", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices * 4": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1w_scatter_[u64]index[_u64]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svuint64_t indices", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "indices * 4": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1w_scatter_[u64]offset[_s64]", - "arguments": [ - "svbool_t pg", - "int32_t *base", - "svuint64_t offsets", - "svint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svstnt1w_scatter_[u64]offset[_u64]", - "arguments": [ - "svbool_t pg", - "uint32_t *base", - "svuint64_t offsets", - "svuint64_t data" - ], - "return_type": { - "element_bit_size": "64", - "value": "void" - }, - "Arguments_Preparation": { - "base": { - "register": "Xbase" - }, - "data": { - "register": "Zdata.D" - }, - "offsets": { - "register": "Zoffsets.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "STNT1W" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSUB" - ], - [ - "MOVPRFX", - "FSUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSUB" - ], - [ - "FSUBR" - ], - [ - "FSUB" - ], - [ - "MOVPRFX", - "FSUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FSUB" - ], - [ - "MOVPRFX", - "FSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSUB" - ], - [ - "MOVPRFX", - "FSUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSUB" - ], - [ - "FSUBR" - ], - [ - "FSUB" - ], - [ - "MOVPRFX", - "FSUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FSUB" - ], - [ - "MOVPRFX", - "FSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSUB" - ], - [ - "FADD" - ], - [ - "FSUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSUB" - ], - [ - "FADD" - ], - [ - "FSUB" - ], - [ - "FSUBR" - ], - [ - "FSUB" - ], - [ - "MOVPRFX", - "FSUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FSUB" - ], - [ - "MOVPRFX", - "FADD" - ], - [ - "MOVPRFX", - "FSUB" - ], - [ - "MOVPRFX", - "FSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSUB" - ], - [ - "FADD" - ], - [ - "FSUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSUB" - ], - [ - "FADD" - ], - [ - "FSUB" - ], - [ - "FSUBR" - ], - [ - "FSUB" - ], - [ - "MOVPRFX", - "FSUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FSUB" - ], - [ - "MOVPRFX", - "FADD" - ], - [ - "MOVPRFX", - "FSUB" - ], - [ - "MOVPRFX", - "FSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "ADD" - ], - [ - "SUB" - ], - [ - "SUBR" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUB" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "ADD" - ], - [ - "SUB" - ], - [ - "SUBR" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUB" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "ADD" - ], - [ - "SUB" - ], - [ - "SUBR" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUB" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "ADD" - ], - [ - "SUB" - ], - [ - "SUBR" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUB" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "ADD" - ], - [ - "SUB" - ], - [ - "SUBR" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUB" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "ADD" - ], - [ - "SUB" - ], - [ - "SUBR" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUB" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "ADD" - ], - [ - "SUB" - ], - [ - "SUBR" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUB" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "ADD" - ], - [ - "SUB" - ], - [ - "SUBR" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUB" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "SUBR" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUB" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "SUBR" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUB" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "SUBR" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUB" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "SUBR" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUB" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "SUBR" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUB" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "SUBR" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUB" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "SUBR" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUB" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUB" - ], - [ - "SUBR" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsub[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUB" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnb[_n_s16]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnb[_n_s32]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnb[_n_s64]", - "arguments": [ - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnb[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnb[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnb[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnb[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnb[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnb[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnb[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnb[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnb[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnt[_n_s16]", - "arguments": [ - "svint8_t even", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnt[_n_s32]", - "arguments": [ - "svint16_t even", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnt[_n_s64]", - "arguments": [ - "svint32_t even", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnt[_n_u16]", - "arguments": [ - "svuint8_t even", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnt[_n_u32]", - "arguments": [ - "svuint16_t even", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnt[_n_u64]", - "arguments": [ - "svuint32_t even", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnt[_s16]", - "arguments": [ - "svint8_t even", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnt[_s32]", - "arguments": [ - "svint16_t even", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnt[_s64]", - "arguments": [ - "svint32_t even", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnt[_u16]", - "arguments": [ - "svuint8_t even", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.B" - }, - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnt[_u32]", - "arguments": [ - "svuint16_t even", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.H" - }, - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubhnt[_u64]", - "arguments": [ - "svuint32_t even", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "even": { - "register": "Ztied.S" - }, - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBHNT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublb[_n_s16]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublb[_n_s32]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublb[_n_s64]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublb[_n_u16]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublb[_n_u32]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublb[_n_u64]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublb[_s16]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublb[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublb[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublb[_u16]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublb[_u32]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublb[_u64]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBLB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublbt[_n_s16]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublbt[_n_s32]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublbt[_n_s64]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublbt[_s16]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublbt[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublbt[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLBT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublt[_n_s16]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublt[_n_s32]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublt[_n_s64]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublt[_n_u16]", - "arguments": [ - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublt[_n_u32]", - "arguments": [ - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublt[_n_u64]", - "arguments": [ - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublt[_s16]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublt[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublt[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublt[_u16]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublt[_u32]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsublt[_u64]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBLT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubltb[_n_s16]", - "arguments": [ - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubltb[_n_s32]", - "arguments": [ - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubltb[_n_s64]", - "arguments": [ - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubltb[_s16]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubltb[_s32]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLTB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubltb[_s64]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBLTB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSUBR" - ], - [ - "MOVPRFX", - "FSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSUBR" - ], - [ - "FSUB" - ], - [ - "FSUB" - ], - [ - "MOVPRFX", - "FSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FSUBR" - ], - [ - "MOVPRFX", - "FSUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSUBR" - ], - [ - "MOVPRFX", - "FSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSUBR" - ], - [ - "FSUB" - ], - [ - "FSUB" - ], - [ - "MOVPRFX", - "FSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FSUBR" - ], - [ - "MOVPRFX", - "FSUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_f32]_m", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSUBR" - ], - [ - "FSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_f32]_x", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSUBR" - ], - [ - "FSUBR" - ], - [ - "FSUB" - ], - [ - "FSUB" - ], - [ - "MOVPRFX", - "FSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_f32]_z", - "arguments": [ - "svbool_t pg", - "svfloat32_t op1", - "float32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FSUBR" - ], - [ - "MOVPRFX", - "FSUBR" - ], - [ - "MOVPRFX", - "FSUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_f64]_m", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSUBR" - ], - [ - "FSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_f64]_x", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FSUBR" - ], - [ - "FSUBR" - ], - [ - "FSUB" - ], - [ - "FSUB" - ], - [ - "MOVPRFX", - "FSUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_f64]_z", - "arguments": [ - "svbool_t pg", - "svfloat64_t op1", - "float64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "FSUBR" - ], - [ - "MOVPRFX", - "FSUBR" - ], - [ - "MOVPRFX", - "FSUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "SUBR" - ], - [ - "SUB" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUBR" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "SUBR" - ], - [ - "SUB" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUBR" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "SUBR" - ], - [ - "SUB" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUBR" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "SUBR" - ], - [ - "SUB" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUBR" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]|Ztied2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "SUBR" - ], - [ - "SUB" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUBR" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]|Ztied2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "SUBR" - ], - [ - "SUB" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUBR" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]|Ztied2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "SUBR" - ], - [ - "SUB" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUBR" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]|Ztied2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "SUBR" - ], - [ - "SUB" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_n_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUBR" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "SUB" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUBR" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "SUB" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUBR" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "SUB" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUBR" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "SUB" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUBR" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_u16]_m", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_u16]_x", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "SUB" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_u16]_z", - "arguments": [ - "svbool_t pg", - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUBR" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_u32]_m", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_u32]_x", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "SUB" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_u32]_z", - "arguments": [ - "svbool_t pg", - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUBR" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_u64]_m", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_u64]_x", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "SUB" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_u64]_z", - "arguments": [ - "svbool_t pg", - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUBR" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_u8]_m", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "MOVPRFX", - "SUBR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_u8]_x", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUBR" - ], - [ - "SUB" - ], - [ - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsubr[_u8]_z", - "arguments": [ - "svbool_t pg", - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUBR" - ], - [ - "MOVPRFX", - "SUB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwb[_n_s16]", - "arguments": [ - "svint16_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwb[_n_s32]", - "arguments": [ - "svint32_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwb[_n_s64]", - "arguments": [ - "svint64_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwb[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwb[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwb[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwb[_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwb[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwb[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwb[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwb[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwb[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBWB" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwt[_n_s16]", - "arguments": [ - "svint16_t op1", - "int8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwt[_n_s32]", - "arguments": [ - "svint32_t op1", - "int16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwt[_n_s64]", - "arguments": [ - "svint64_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwt[_n_u16]", - "arguments": [ - "svuint16_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwt[_n_u32]", - "arguments": [ - "svuint32_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwt[_n_u64]", - "arguments": [ - "svuint64_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwt[_s16]", - "arguments": [ - "svint16_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwt[_s32]", - "arguments": [ - "svint32_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwt[_s64]", - "arguments": [ - "svint64_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SSUBWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwt[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwt[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBWT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svsubwt[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USUBWT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsudot[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint8_t op2", - "uint8_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USDOT" - ], - [ - "MOVPRFX", - "USDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsudot[_s32]", - "arguments": [ - "svint32_t op1", - "svint8_t op2", - "svuint8_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USDOT" - ], - [ - "MOVPRFX", - "USDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svsudot_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svint8_t op2", - "svuint8_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUDOT" - ], - [ - "MOVPRFX", - "SUDOT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbl2[_f32]", - "arguments": [ - "svfloat32x2_t data", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "{Zdata0.S, Zdata1.S}" - }, - "indices": { - "register": "Zindices.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbl2[_f64]", - "arguments": [ - "svfloat64x2_t data", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "{Zdata0.D, Zdata1.D}" - }, - "indices": { - "register": "Zindices.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbl2[_s16]", - "arguments": [ - "svint16x2_t data", - "svuint16_t indices" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "{Zdata0.H, Zdata1.H}" - }, - "indices": { - "register": "Zindices.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbl2[_s32]", - "arguments": [ - "svint32x2_t data", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "{Zdata0.S, Zdata1.S}" - }, - "indices": { - "register": "Zindices.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbl2[_s64]", - "arguments": [ - "svint64x2_t data", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "{Zdata0.D, Zdata1.D}" - }, - "indices": { - "register": "Zindices.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbl2[_s8]", - "arguments": [ - "svint8x2_t data", - "svuint8_t indices" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "{Zdata0.B, Zdata1.B}" - }, - "indices": { - "register": "Zindices.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbl2[_u16]", - "arguments": [ - "svuint16x2_t data", - "svuint16_t indices" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "{Zdata0.H, Zdata1.H}" - }, - "indices": { - "register": "Zindices.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbl2[_u32]", - "arguments": [ - "svuint32x2_t data", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "{Zdata0.S, Zdata1.S}" - }, - "indices": { - "register": "Zindices.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbl2[_u64]", - "arguments": [ - "svuint64x2_t data", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "{Zdata0.D, Zdata1.D}" - }, - "indices": { - "register": "Zindices.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbl2[_u8]", - "arguments": [ - "svuint8x2_t data", - "svuint8_t indices" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "{Zdata0.B, Zdata1.B}" - }, - "indices": { - "register": "Zindices.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtbl[_f32]", - "arguments": [ - "svfloat32_t data", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "indices": { - "register": "Zindices.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtbl[_f64]", - "arguments": [ - "svfloat64_t data", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtbl[_s16]", - "arguments": [ - "svint16_t data", - "svuint16_t indices" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.H" - }, - "indices": { - "register": "Zindices.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtbl[_s32]", - "arguments": [ - "svint32_t data", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "indices": { - "register": "Zindices.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtbl[_s64]", - "arguments": [ - "svint64_t data", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtbl[_s8]", - "arguments": [ - "svint8_t data", - "svuint8_t indices" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.B" - }, - "indices": { - "register": "Zindices.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtbl[_u16]", - "arguments": [ - "svuint16_t data", - "svuint16_t indices" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.H" - }, - "indices": { - "register": "Zindices.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtbl[_u32]", - "arguments": [ - "svuint32_t data", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "indices": { - "register": "Zindices.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtbl[_u64]", - "arguments": [ - "svuint64_t data", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "indices": { - "register": "Zindices.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtbl[_u8]", - "arguments": [ - "svuint8_t data", - "svuint8_t indices" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.B" - }, - "indices": { - "register": "Zindices.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBL" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbx[_f32]", - "arguments": [ - "svfloat32_t fallback", - "svfloat32_t data", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "fallback": { - "register": "Ztied.S" - }, - "indices": { - "register": "Zindices.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbx[_f64]", - "arguments": [ - "svfloat64_t fallback", - "svfloat64_t data", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "fallback": { - "register": "Ztied.D" - }, - "indices": { - "register": "Zindices.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbx[_s16]", - "arguments": [ - "svint16_t fallback", - "svint16_t data", - "svuint16_t indices" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.H" - }, - "fallback": { - "register": "Ztied.H" - }, - "indices": { - "register": "Zindices.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbx[_s32]", - "arguments": [ - "svint32_t fallback", - "svint32_t data", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "fallback": { - "register": "Ztied.S" - }, - "indices": { - "register": "Zindices.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbx[_s64]", - "arguments": [ - "svint64_t fallback", - "svint64_t data", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "fallback": { - "register": "Ztied.D" - }, - "indices": { - "register": "Zindices.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbx[_s8]", - "arguments": [ - "svint8_t fallback", - "svint8_t data", - "svuint8_t indices" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.B" - }, - "fallback": { - "register": "Ztied.B" - }, - "indices": { - "register": "Zindices.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbx[_u16]", - "arguments": [ - "svuint16_t fallback", - "svuint16_t data", - "svuint16_t indices" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.H" - }, - "fallback": { - "register": "Ztied.H" - }, - "indices": { - "register": "Zindices.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbx[_u32]", - "arguments": [ - "svuint32_t fallback", - "svuint32_t data", - "svuint32_t indices" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.S" - }, - "fallback": { - "register": "Ztied.S" - }, - "indices": { - "register": "Zindices.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbx[_u64]", - "arguments": [ - "svuint64_t fallback", - "svuint64_t data", - "svuint64_t indices" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.D" - }, - "fallback": { - "register": "Ztied.D" - }, - "indices": { - "register": "Zindices.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBX" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svtbx[_u8]", - "arguments": [ - "svuint8_t fallback", - "svuint8_t data", - "svuint8_t indices" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "data": { - "register": "Zdata.B" - }, - "fallback": { - "register": "Ztied.B" - }, - "indices": { - "register": "Zindices.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TBX" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtmad[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FTMAD" - ], - [ - "MOVPRFX", - "FTMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtmad[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 0, - "maximum": 7 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FTMAD" - ], - [ - "MOVPRFX", - "FTMAD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1_b16", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.H" - }, - "op2": { - "register": "Pop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1_b32", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.S" - }, - "op2": { - "register": "Pop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1_b64", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.D" - }, - "op2": { - "register": "Pop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1_b8", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Pop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1q[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1q[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1q[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1q[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1q[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1q[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1q[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1q[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1q[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn1q[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2_b16", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.H" - }, - "op2": { - "register": "Pop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2_b32", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.S" - }, - "op2": { - "register": "Pop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2_b64", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.D" - }, - "op2": { - "register": "Pop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2_b8", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Pop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2q[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2q[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2q[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2q[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2q[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2q[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2q[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2q[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2q[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtrn2q[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "TRN2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtsmul[_f32]", - "arguments": [ - "svfloat32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FTSMUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtsmul[_f64]", - "arguments": [ - "svfloat64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FTSMUL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtssel[_f32]", - "arguments": [ - "svfloat32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FTSSEL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svtssel[_f64]", - "arguments": [ - "svfloat64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "FTSSEL" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svundef2_f32", - "arguments": [], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef2_f64", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef2_s16", - "arguments": [], - "return_type": { - "element_bit_size": "16", - "value": "svint16x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef2_s32", - "arguments": [], - "return_type": { - "element_bit_size": "32", - "value": "svint32x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef2_s64", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "svint64x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef2_s8", - "arguments": [], - "return_type": { - "element_bit_size": "8", - "value": "svint8x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef2_u16", - "arguments": [], - "return_type": { - "element_bit_size": "16", - "value": "svuint16x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef2_u32", - "arguments": [], - "return_type": { - "element_bit_size": "32", - "value": "svuint32x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef2_u64", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "svuint64x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef2_u8", - "arguments": [], - "return_type": { - "element_bit_size": "8", - "value": "svuint8x2_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef3_f32", - "arguments": [], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef3_f64", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef3_s16", - "arguments": [], - "return_type": { - "element_bit_size": "16", - "value": "svint16x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef3_s32", - "arguments": [], - "return_type": { - "element_bit_size": "32", - "value": "svint32x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef3_s64", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "svint64x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef3_s8", - "arguments": [], - "return_type": { - "element_bit_size": "8", - "value": "svint8x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef3_u16", - "arguments": [], - "return_type": { - "element_bit_size": "16", - "value": "svuint16x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef3_u32", - "arguments": [], - "return_type": { - "element_bit_size": "32", - "value": "svuint32x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef3_u64", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "svuint64x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef3_u8", - "arguments": [], - "return_type": { - "element_bit_size": "8", - "value": "svuint8x3_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef4_f32", - "arguments": [], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef4_f64", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef4_s16", - "arguments": [], - "return_type": { - "element_bit_size": "16", - "value": "svint16x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef4_s32", - "arguments": [], - "return_type": { - "element_bit_size": "32", - "value": "svint32x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef4_s64", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "svint64x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef4_s8", - "arguments": [], - "return_type": { - "element_bit_size": "8", - "value": "svint8x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef4_u16", - "arguments": [], - "return_type": { - "element_bit_size": "16", - "value": "svuint16x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef4_u32", - "arguments": [], - "return_type": { - "element_bit_size": "32", - "value": "svuint32x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef4_u64", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "svuint64x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef4_u8", - "arguments": [], - "return_type": { - "element_bit_size": "8", - "value": "svuint8x4_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef_f32", - "arguments": [], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef_f64", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef_s16", - "arguments": [], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef_s32", - "arguments": [], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef_s64", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef_s8", - "arguments": [], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef_u16", - "arguments": [], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef_u32", - "arguments": [], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef_u64", - "arguments": [], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svundef_u8", - "arguments": [], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": null, - "Architectures": [ - "A64" - ], - "instructions": null - }, - { - "SIMD_ISA": "sve", - "name": "svunpkhi[_b]", - "arguments": [ - "svbool_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Pop.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PUNPKHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svunpkhi[_s16]", - "arguments": [ - "svint8_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUNPKHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svunpkhi[_s32]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUNPKHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svunpkhi[_s64]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUNPKHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svunpkhi[_u16]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UUNPKHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svunpkhi[_u32]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UUNPKHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svunpkhi[_u64]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UUNPKHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svunpklo[_b]", - "arguments": [ - "svbool_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Pop.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "PUNPKLO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svunpklo[_s16]", - "arguments": [ - "svint8_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUNPKLO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svunpklo[_s32]", - "arguments": [ - "svint16_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUNPKLO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svunpklo[_s64]", - "arguments": [ - "svint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUNPKLO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svunpklo[_u16]", - "arguments": [ - "svuint8_t op" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UUNPKLO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svunpklo[_u32]", - "arguments": [ - "svuint16_t op" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UUNPKLO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svunpklo[_u64]", - "arguments": [ - "svuint32_t op" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op": { - "register": "Zop.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UUNPKLO" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_n_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUQADD" - ], - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_n_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_n_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "uint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H[*]" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_n_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUQADD" - ], - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_n_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_n_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S[*]" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_n_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUQADD" - ], - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_n_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_n_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D[*]" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_n_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUQADD" - ], - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_n_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Ztied1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SQADD" - ], - [ - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_n_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "uint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B[*]" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_s16]_m", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUQADD" - ], - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_s16]_x", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUQADD" - ], - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_s16]_z", - "arguments": [ - "svbool_t pg", - "svint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - }, - "pg": { - "register": "Pg.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_s32]_m", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUQADD" - ], - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_s32]_x", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUQADD" - ], - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_s32]_z", - "arguments": [ - "svbool_t pg", - "svint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - }, - "pg": { - "register": "Pg.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_s64]_m", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUQADD" - ], - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_s64]_x", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUQADD" - ], - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_s64]_z", - "arguments": [ - "svbool_t pg", - "svint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - }, - "pg": { - "register": "Pg.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_s8]_m", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUQADD" - ], - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_s8]_x", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "SUQADD" - ], - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svuqadd[_s8]_z", - "arguments": [ - "svbool_t pg", - "svint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - }, - "pg": { - "register": "Pg.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "MOVPRFX", - "SUQADD" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svusdot[_n_s32]", - "arguments": [ - "svint32_t op1", - "svuint8_t op2", - "int8_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B[*]" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USDOT" - ], - [ - "MOVPRFX", - "USDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svusdot[_s32]", - "arguments": [ - "svint32_t op1", - "svuint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USDOT" - ], - [ - "MOVPRFX", - "USDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svusdot_lane[_s32]", - "arguments": [ - "svint32_t op1", - "svuint8_t op2", - "svint8_t op3", - "uint64_t imm_index" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm_index": { - "minimum": 0, - "maximum": 3 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USDOT" - ], - [ - "MOVPRFX", - "USDOT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svusmmla[_s32]", - "arguments": [ - "svint32_t op1", - "svuint8_t op2", - "svint8_t op3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.B" - }, - "op3": { - "register": "Zop3.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "USMMLA" - ], - [ - "MOVPRFX", - "USMMLA" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1_b16", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.H" - }, - "op2": { - "register": "Pop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1_b32", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.S" - }, - "op2": { - "register": "Pop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1_b64", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.D" - }, - "op2": { - "register": "Pop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1_b8", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Pop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1q[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1q[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1q[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1q[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1q[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1q[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1q[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1q[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1q[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp1q[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2_b16", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.H" - }, - "op2": { - "register": "Pop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2_b32", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.S" - }, - "op2": { - "register": "Pop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2_b64", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.D" - }, - "op2": { - "register": "Pop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2_b8", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Pop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2q[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2q[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2q[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2q[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2q[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2q[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2q[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2q[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2q[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svuzp2q[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "UZP2" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilege_b16[_s32]", - "arguments": [ - "int32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEGE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilege_b16[_s64]", - "arguments": [ - "int64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEGE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilege_b16[_u32]", - "arguments": [ - "uint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEHS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilege_b16[_u64]", - "arguments": [ - "uint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEHS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilege_b32[_s32]", - "arguments": [ - "int32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEGE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilege_b32[_s64]", - "arguments": [ - "int64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEGE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilege_b32[_u32]", - "arguments": [ - "uint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEHS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilege_b32[_u64]", - "arguments": [ - "uint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEHS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilege_b64[_s32]", - "arguments": [ - "int32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEGE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilege_b64[_s64]", - "arguments": [ - "int64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEGE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilege_b64[_u32]", - "arguments": [ - "uint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEHS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilege_b64[_u64]", - "arguments": [ - "uint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEHS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilege_b8[_s32]", - "arguments": [ - "int32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEGE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilege_b8[_s64]", - "arguments": [ - "int64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEGE" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilege_b8[_u32]", - "arguments": [ - "uint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEHS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilege_b8[_u64]", - "arguments": [ - "uint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEHS" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilegt_b16[_s32]", - "arguments": [ - "int32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEGT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilegt_b16[_s64]", - "arguments": [ - "int64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEGT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilegt_b16[_u32]", - "arguments": [ - "uint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEHI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilegt_b16[_u64]", - "arguments": [ - "uint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEHI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilegt_b32[_s32]", - "arguments": [ - "int32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEGT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilegt_b32[_s64]", - "arguments": [ - "int64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEGT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilegt_b32[_u32]", - "arguments": [ - "uint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEHI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilegt_b32[_u64]", - "arguments": [ - "uint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEHI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilegt_b64[_s32]", - "arguments": [ - "int32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEGT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilegt_b64[_s64]", - "arguments": [ - "int64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEGT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilegt_b64[_u32]", - "arguments": [ - "uint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEHI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilegt_b64[_u64]", - "arguments": [ - "uint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEHI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilegt_b8[_s32]", - "arguments": [ - "int32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEGT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilegt_b8[_s64]", - "arguments": [ - "int64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEGT" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilegt_b8[_u32]", - "arguments": [ - "uint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEHI" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilegt_b8[_u64]", - "arguments": [ - "uint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEHI" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilele_b16[_s32]", - "arguments": [ - "int32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilele_b16[_s64]", - "arguments": [ - "int64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilele_b16[_u32]", - "arguments": [ - "uint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilele_b16[_u64]", - "arguments": [ - "uint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilele_b32[_s32]", - "arguments": [ - "int32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilele_b32[_s64]", - "arguments": [ - "int64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilele_b32[_u32]", - "arguments": [ - "uint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilele_b32[_u64]", - "arguments": [ - "uint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilele_b64[_s32]", - "arguments": [ - "int32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilele_b64[_s64]", - "arguments": [ - "int64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilele_b64[_u32]", - "arguments": [ - "uint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilele_b64[_u64]", - "arguments": [ - "uint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilele_b8[_s32]", - "arguments": [ - "int32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilele_b8[_s64]", - "arguments": [ - "int64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELE" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilele_b8[_u32]", - "arguments": [ - "uint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilele_b8[_u64]", - "arguments": [ - "uint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELS" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilelt_b16[_s32]", - "arguments": [ - "int32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilelt_b16[_s64]", - "arguments": [ - "int64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilelt_b16[_u32]", - "arguments": [ - "uint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilelt_b16[_u64]", - "arguments": [ - "uint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilelt_b32[_s32]", - "arguments": [ - "int32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilelt_b32[_s64]", - "arguments": [ - "int64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilelt_b32[_u32]", - "arguments": [ - "uint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilelt_b32[_u64]", - "arguments": [ - "uint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilelt_b64[_s32]", - "arguments": [ - "int32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilelt_b64[_s64]", - "arguments": [ - "int64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilelt_b64[_u32]", - "arguments": [ - "uint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilelt_b64[_u64]", - "arguments": [ - "uint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilelt_b8[_s32]", - "arguments": [ - "int32_t op1", - "int32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilelt_b8[_s64]", - "arguments": [ - "int64_t op1", - "int64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELT" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilelt_b8[_u32]", - "arguments": [ - "uint32_t op1", - "uint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Wop1" - }, - "op2": { - "register": "Wop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELO" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwhilelt_b8[_u64]", - "arguments": [ - "uint64_t op1", - "uint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILELO" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilerw[_f32]", - "arguments": [ - "const float32_t *op1", - "const float32_t *op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILERW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilerw[_f64]", - "arguments": [ - "const float64_t *op1", - "const float64_t *op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILERW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilerw[_s16]", - "arguments": [ - "const int16_t *op1", - "const int16_t *op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILERW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilerw[_s32]", - "arguments": [ - "const int32_t *op1", - "const int32_t *op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILERW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilerw[_s64]", - "arguments": [ - "const int64_t *op1", - "const int64_t *op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILERW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilerw[_s8]", - "arguments": [ - "const int8_t *op1", - "const int8_t *op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILERW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilerw[_u16]", - "arguments": [ - "const uint16_t *op1", - "const uint16_t *op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILERW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilerw[_u32]", - "arguments": [ - "const uint32_t *op1", - "const uint32_t *op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILERW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilerw[_u64]", - "arguments": [ - "const uint64_t *op1", - "const uint64_t *op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILERW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilerw[_u8]", - "arguments": [ - "const uint8_t *op1", - "const uint8_t *op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILERW" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilewr[_f32]", - "arguments": [ - "const float32_t *op1", - "const float32_t *op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEWR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilewr[_f64]", - "arguments": [ - "const float64_t *op1", - "const float64_t *op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEWR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilewr[_s16]", - "arguments": [ - "const int16_t *op1", - "const int16_t *op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEWR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilewr[_s32]", - "arguments": [ - "const int32_t *op1", - "const int32_t *op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEWR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilewr[_s64]", - "arguments": [ - "const int64_t *op1", - "const int64_t *op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEWR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilewr[_s8]", - "arguments": [ - "const int8_t *op1", - "const int8_t *op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEWR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilewr[_u16]", - "arguments": [ - "const uint16_t *op1", - "const uint16_t *op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEWR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilewr[_u32]", - "arguments": [ - "const uint32_t *op1", - "const uint32_t *op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEWR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilewr[_u64]", - "arguments": [ - "const uint64_t *op1", - "const uint64_t *op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEWR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svwhilewr[_u8]", - "arguments": [ - "const uint8_t *op1", - "const uint8_t *op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Xop1" - }, - "op2": { - "register": "Xop2" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WHILEWR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svwrffr", - "arguments": [ - "svbool_t op" - ], - "return_type": { - "element_bit_size": "8", - "value": "void" - }, - "Arguments_Preparation": { - "op": { - "register": "Pop.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "WRFFR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svxar[_n_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "XAR" - ], - [ - "XAR" - ], - [ - "MOVPRFX", - "XAR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svxar[_n_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "XAR" - ], - [ - "XAR" - ], - [ - "MOVPRFX", - "XAR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svxar[_n_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "XAR" - ], - [ - "XAR" - ], - [ - "MOVPRFX", - "XAR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svxar[_n_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "XAR" - ], - [ - "XAR" - ], - [ - "MOVPRFX", - "XAR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svxar[_n_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 16 - }, - "op1": { - "register": "Zop1.H|Ztied1.H" - }, - "op2": { - "register": "Zop2.H|Ztied2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "XAR" - ], - [ - "XAR" - ], - [ - "MOVPRFX", - "XAR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svxar[_n_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 32 - }, - "op1": { - "register": "Zop1.S|Ztied1.S" - }, - "op2": { - "register": "Zop2.S|Ztied2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "XAR" - ], - [ - "XAR" - ], - [ - "MOVPRFX", - "XAR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svxar[_n_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 64 - }, - "op1": { - "register": "Zop1.D|Ztied1.D" - }, - "op2": { - "register": "Zop2.D|Ztied2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "XAR" - ], - [ - "XAR" - ], - [ - "MOVPRFX", - "XAR" - ] - ] - }, - { - "SIMD_ISA": "sve2", - "name": "svxar[_n_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2", - "uint64_t imm3" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "imm3": { - "minimum": 1, - "maximum": 8 - }, - "op1": { - "register": "Zop1.B|Ztied1.B" - }, - "op2": { - "register": "Zop2.B|Ztied2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "XAR" - ], - [ - "XAR" - ], - [ - "MOVPRFX", - "XAR" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1_b16", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.H" - }, - "op2": { - "register": "Pop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1_b32", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.S" - }, - "op2": { - "register": "Pop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1_b64", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.D" - }, - "op2": { - "register": "Pop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1_b8", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Pop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1q[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1q[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1q[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1q[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1q[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1q[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1q[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1q[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1q[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip1q[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP1" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.H" - }, - "op2": { - "register": "Zop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.S" - }, - "op2": { - "register": "Zop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.D" - }, - "op2": { - "register": "Zop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.B" - }, - "op2": { - "register": "Zop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2_b16", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.H" - }, - "op2": { - "register": "Pop2.H" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2_b32", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.S" - }, - "op2": { - "register": "Pop2.S" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2_b64", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.D" - }, - "op2": { - "register": "Pop2.D" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2_b8", - "arguments": [ - "svbool_t op1", - "svbool_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svbool_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Pop1.B" - }, - "op2": { - "register": "Pop2.B" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2q[_f32]", - "arguments": [ - "svfloat32_t op1", - "svfloat32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svfloat32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2q[_f64]", - "arguments": [ - "svfloat64_t op1", - "svfloat64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svfloat64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2q[_s16]", - "arguments": [ - "svint16_t op1", - "svint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2q[_s32]", - "arguments": [ - "svint32_t op1", - "svint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2q[_s64]", - "arguments": [ - "svint64_t op1", - "svint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2q[_s8]", - "arguments": [ - "svint8_t op1", - "svint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2q[_u16]", - "arguments": [ - "svuint16_t op1", - "svuint16_t op2" - ], - "return_type": { - "element_bit_size": "16", - "value": "svuint16_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2q[_u32]", - "arguments": [ - "svuint32_t op1", - "svuint32_t op2" - ], - "return_type": { - "element_bit_size": "32", - "value": "svuint32_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2q[_u64]", - "arguments": [ - "svuint64_t op1", - "svuint64_t op2" - ], - "return_type": { - "element_bit_size": "64", - "value": "svuint64_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, - { - "SIMD_ISA": "sve", - "name": "svzip2q[_u8]", - "arguments": [ - "svuint8_t op1", - "svuint8_t op2" - ], - "return_type": { - "element_bit_size": "8", - "value": "svuint8_t" - }, - "Arguments_Preparation": { - "op1": { - "register": "Zop1.Q" - }, - "op2": { - "register": "Zop2.Q" - } - }, - "Architectures": [ - "A64" - ], - "instructions": [ - [ - "ZIP2" - ] - ] - }, { "SIMD_ISA": "Neon", "name": "vaba_s16", @@ -187154,7 +232,6 @@ "int16x4_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -187188,7 +265,6 @@ "int32x2_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -187222,7 +298,6 @@ "int8x8_t c" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -187256,7 +331,6 @@ "uint16x4_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -187290,7 +364,6 @@ "uint32x2_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -187324,7 +397,6 @@ "uint8x8_t c" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -187358,7 +430,6 @@ "int16x8_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -187390,7 +461,6 @@ "int32x4_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -187422,7 +492,6 @@ "int8x16_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -187454,7 +523,6 @@ "uint16x8_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -187486,7 +554,6 @@ "uint32x4_t c" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -187518,7 +585,6 @@ "uint8x16_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -187550,7 +616,6 @@ "int16x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -187584,7 +649,6 @@ "int32x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -187618,7 +682,6 @@ "int8x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -187652,7 +715,6 @@ "uint16x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -187686,7 +748,6 @@ "uint32x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -187720,7 +781,6 @@ "uint8x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -187754,7 +814,6 @@ "int16x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -187788,7 +847,6 @@ "int32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -187822,7 +880,6 @@ "int8x16_t c" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -187856,7 +913,6 @@ "uint16x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -187890,7 +946,6 @@ "uint32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -187924,7 +979,6 @@ "uint8x16_t c" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -187957,7 +1011,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -187987,7 +1040,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -188015,7 +1067,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -188045,7 +1096,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -188075,7 +1125,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -188105,7 +1154,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -188135,7 +1183,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -188165,7 +1212,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -188195,7 +1241,6 @@ "float64_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -188223,7 +1268,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -188251,7 +1295,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -188279,7 +1322,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -188307,7 +1349,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -188335,7 +1376,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -188363,7 +1403,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -188391,7 +1430,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -188421,7 +1459,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -188451,7 +1488,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -188481,7 +1517,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -188511,7 +1546,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -188541,7 +1575,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -188571,7 +1604,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -188601,7 +1633,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -188629,7 +1660,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -188659,7 +1689,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -188689,7 +1718,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -188719,7 +1747,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -188749,7 +1776,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -188779,7 +1805,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -188809,7 +1834,6 @@ "float32_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -188836,7 +1860,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -188862,7 +1885,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -188886,7 +1908,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -188912,7 +1933,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -188938,7 +1958,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -188962,7 +1981,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -188988,7 +2006,6 @@ "int64_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -189012,7 +2029,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -189038,7 +2054,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -189062,7 +2077,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -189088,7 +2102,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -189114,7 +2127,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -189138,7 +2150,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -189165,7 +2176,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -189195,7 +2205,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -189223,7 +2232,6 @@ "poly16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -189253,7 +2261,6 @@ "poly64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -189283,7 +2290,6 @@ "poly8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -189313,7 +2319,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -189343,7 +2348,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -189373,7 +2377,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -189403,7 +2406,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -189433,7 +2435,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -189463,7 +2464,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -189493,7 +2493,6 @@ "uint64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -189523,7 +2522,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -189553,7 +2551,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -189581,7 +2578,6 @@ "uint64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -189610,7 +2606,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -189642,7 +2637,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -189674,7 +2668,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -189706,7 +2699,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -189738,7 +2730,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -189770,7 +2761,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -189801,7 +2791,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -189831,7 +2820,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -189861,7 +2849,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -189891,7 +2878,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -189921,7 +2907,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -189951,7 +2936,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -189981,7 +2965,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -190009,7 +2992,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -190037,7 +3019,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -190065,7 +3046,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -190093,7 +3073,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -190121,7 +3100,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -190149,7 +3127,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -190179,7 +3156,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -190209,7 +3185,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -190239,7 +3214,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -190269,7 +3243,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -190299,7 +3272,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -190328,7 +3300,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -190352,7 +3323,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -190376,7 +3346,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -190400,7 +3369,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -190424,7 +3392,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -190448,7 +3415,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -190472,7 +3438,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -190496,7 +3461,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -190520,7 +3484,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -190544,7 +3507,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -190568,7 +3530,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -190592,7 +3553,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -190617,7 +3577,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -190647,7 +3606,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -190675,7 +3633,6 @@ "poly128_t b" ], "return_type": { - "element_bit_size": "128", "value": "poly128_t" }, "Arguments_Preparation": { @@ -190705,7 +3662,6 @@ "poly16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -190735,7 +3691,6 @@ "poly64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -190765,7 +3720,6 @@ "poly8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -190795,7 +3749,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -190825,7 +3778,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -190855,7 +3807,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -190885,7 +3836,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -190915,7 +3865,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -190945,7 +3894,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -190975,7 +3923,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -191005,7 +3952,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -191034,7 +3980,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -191058,7 +4003,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -191082,7 +4026,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -191106,7 +4049,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -191130,7 +4072,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -191154,7 +4095,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -191178,7 +4118,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -191202,7 +4141,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -191227,7 +4165,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -191251,7 +4188,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -191275,7 +4211,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -191299,7 +4234,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -191323,7 +4257,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -191347,7 +4280,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -191371,7 +4303,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -191395,7 +4326,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -191419,7 +4349,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -191444,7 +4373,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -191472,7 +4400,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -191500,7 +4427,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -191528,7 +4454,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -191556,7 +4481,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -191584,7 +4508,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -191612,7 +4535,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -191642,7 +4564,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -191672,7 +4593,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -191702,7 +4622,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -191732,7 +4651,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -191762,7 +4680,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -191792,7 +4709,6 @@ "uint8x16_t key" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -191821,7 +4737,6 @@ "uint8x16_t key" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -191849,7 +4764,6 @@ "uint8x16_t data" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -191874,7 +4788,6 @@ "uint8x16_t data" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -191900,7 +4813,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -191930,7 +4842,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -191960,7 +4871,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -191990,7 +4900,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -192020,7 +4929,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -192050,7 +4958,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -192080,7 +4987,6 @@ "uint64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -192110,7 +5016,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -192140,7 +5045,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -192170,7 +5074,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -192200,7 +5103,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -192230,7 +5132,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -192260,7 +5161,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -192290,7 +5190,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -192320,7 +5219,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -192350,7 +5248,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -192381,7 +5278,6 @@ "int16x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -192409,7 +5305,6 @@ "int32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -192437,7 +5332,6 @@ "int64x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -192465,7 +5359,6 @@ "int8x16_t c" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -192493,7 +5386,6 @@ "uint16x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -192521,7 +5413,6 @@ "uint32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -192549,7 +5440,6 @@ "uint64x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -192577,7 +5467,6 @@ "uint8x16_t c" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -192604,7 +5493,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -192634,7 +5522,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -192664,7 +5551,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -192694,7 +5580,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -192724,7 +5609,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -192754,7 +5638,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -192784,7 +5667,6 @@ "uint64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -192814,7 +5696,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -192844,7 +5725,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -192874,7 +5754,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -192904,7 +5783,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -192934,7 +5812,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -192964,7 +5841,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -192994,7 +5870,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -193024,7 +5899,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -193054,7 +5928,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -193085,7 +5958,6 @@ "float32x2_t c" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -193119,7 +5991,6 @@ "float64x1_t c" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -193151,7 +6022,6 @@ "poly16x4_t c" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -193185,7 +6055,6 @@ "poly64x1_t c" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -193218,7 +6087,6 @@ "poly8x8_t c" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -193252,7 +6120,6 @@ "int16x4_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -193286,7 +6153,6 @@ "int32x2_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -193320,7 +6186,6 @@ "int64x1_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -193354,7 +6219,6 @@ "int8x8_t c" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -193388,7 +6252,6 @@ "uint16x4_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -193422,7 +6285,6 @@ "uint32x2_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -193456,7 +6318,6 @@ "uint64x1_t c" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -193490,7 +6351,6 @@ "uint8x8_t c" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -193524,7 +6384,6 @@ "float32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -193558,7 +6417,6 @@ "float64x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -193590,7 +6448,6 @@ "poly16x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -193624,7 +6481,6 @@ "poly64x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -193657,7 +6513,6 @@ "poly8x16_t c" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -193691,7 +6546,6 @@ "int16x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -193725,7 +6579,6 @@ "int32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -193759,7 +6612,6 @@ "int64x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -193793,7 +6645,6 @@ "int8x16_t c" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -193827,7 +6678,6 @@ "uint16x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -193861,7 +6711,6 @@ "uint32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -193895,7 +6744,6 @@ "uint64x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -193929,7 +6777,6 @@ "uint8x16_t c" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -193962,7 +6809,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -193991,7 +6837,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -194020,7 +6865,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -194049,7 +6893,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -194077,7 +6920,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -194106,7 +6948,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -194134,7 +6975,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -194164,7 +7004,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -194192,7 +7031,6 @@ "float64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -194220,7 +7058,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -194250,7 +7087,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -194278,7 +7114,6 @@ "float32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -194306,7 +7141,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -194336,7 +7170,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -194364,7 +7197,6 @@ "float64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -194392,7 +7224,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -194422,7 +7253,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -194450,7 +7280,6 @@ "float32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -194478,7 +7307,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -194508,7 +7336,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -194536,7 +7363,6 @@ "float64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -194564,7 +7390,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -194594,7 +7419,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -194622,7 +7446,6 @@ "float32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -194650,7 +7473,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -194680,7 +7502,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -194708,7 +7529,6 @@ "float64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -194736,7 +7556,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -194766,7 +7585,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -194794,7 +7612,6 @@ "float32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -194822,7 +7639,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -194852,7 +7668,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -194880,7 +7695,6 @@ "poly64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -194909,7 +7723,6 @@ "poly8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -194939,7 +7752,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -194969,7 +7781,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -194999,7 +7810,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -195027,7 +7837,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -195057,7 +7866,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -195087,7 +7895,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -195117,7 +7924,6 @@ "uint64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -195145,7 +7951,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -195175,7 +7980,6 @@ "float64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -195203,7 +8007,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -195231,7 +8034,6 @@ "uint64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -195259,7 +8061,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -195289,7 +8090,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -195317,7 +8117,6 @@ "poly64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -195346,7 +8145,6 @@ "poly8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -195376,7 +8174,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -195406,7 +8203,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -195436,7 +8232,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -195464,7 +8259,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -195494,7 +8288,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -195524,7 +8317,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -195554,7 +8346,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -195582,7 +8373,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -195612,7 +8402,6 @@ "float32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -195639,7 +8428,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -195663,7 +8451,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -195687,7 +8474,6 @@ "poly64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -195712,7 +8498,6 @@ "poly8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -195736,7 +8521,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -195760,7 +8544,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -195784,7 +8567,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -195808,7 +8590,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -195832,7 +8613,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -195856,7 +8636,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -195880,7 +8659,6 @@ "uint64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -195904,7 +8682,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -195928,7 +8705,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -195952,7 +8728,6 @@ "int64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -195976,7 +8751,6 @@ "uint64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -196000,7 +8774,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -196024,7 +8797,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -196048,7 +8820,6 @@ "poly64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -196073,7 +8844,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -196097,7 +8867,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -196121,7 +8890,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -196145,7 +8913,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -196169,7 +8936,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -196193,7 +8959,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -196217,7 +8982,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -196241,7 +9005,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -196265,7 +9028,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -196289,7 +9051,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -196314,7 +9075,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -196344,7 +9104,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -196372,7 +9131,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -196402,7 +9160,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -196432,7 +9189,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -196460,7 +9216,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -196490,7 +9245,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -196520,7 +9274,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -196550,7 +9303,6 @@ "uint64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -196578,7 +9330,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -196608,7 +9359,6 @@ "float64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -196636,7 +9386,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -196664,7 +9413,6 @@ "uint64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -196692,7 +9440,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -196722,7 +9469,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -196750,7 +9496,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -196780,7 +9525,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -196810,7 +9554,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -196838,7 +9581,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -196868,7 +9610,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -196898,7 +9639,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -196928,7 +9668,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -196956,7 +9695,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -196986,7 +9724,6 @@ "float32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -197013,7 +9750,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -197037,7 +9773,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -197061,7 +9796,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -197085,7 +9819,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -197109,7 +9842,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -197133,7 +9865,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -197157,7 +9888,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -197181,7 +9911,6 @@ "int64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -197205,7 +9934,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -197229,7 +9957,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -197253,7 +9980,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -197277,7 +10003,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -197301,7 +10026,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -197325,7 +10049,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -197349,7 +10072,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -197374,7 +10096,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -197404,7 +10125,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -197432,7 +10152,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -197462,7 +10181,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -197492,7 +10210,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -197520,7 +10237,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -197550,7 +10266,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -197580,7 +10295,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -197610,7 +10324,6 @@ "uint64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -197638,7 +10351,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -197668,7 +10380,6 @@ "float64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -197696,7 +10407,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -197724,7 +10434,6 @@ "uint64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -197752,7 +10461,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -197782,7 +10490,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -197810,7 +10517,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -197840,7 +10546,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -197870,7 +10575,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -197898,7 +10602,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -197928,7 +10631,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -197958,7 +10660,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -197988,7 +10689,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -198016,7 +10716,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -198046,7 +10745,6 @@ "float32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -198073,7 +10771,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -198097,7 +10794,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -198121,7 +10817,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -198145,7 +10840,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -198169,7 +10863,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -198193,7 +10886,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -198217,7 +10909,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -198241,7 +10932,6 @@ "int64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -198265,7 +10955,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -198289,7 +10978,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -198313,7 +11001,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -198337,7 +11024,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -198361,7 +11047,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -198385,7 +11070,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -198409,7 +11093,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -198434,7 +11117,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -198464,7 +11146,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -198492,7 +11173,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -198522,7 +11202,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -198552,7 +11231,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -198580,7 +11258,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -198610,7 +11287,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -198640,7 +11316,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -198670,7 +11345,6 @@ "uint64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -198698,7 +11372,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -198728,7 +11401,6 @@ "float64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -198756,7 +11428,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -198784,7 +11455,6 @@ "uint64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -198812,7 +11482,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -198842,7 +11511,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -198870,7 +11538,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -198900,7 +11567,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -198930,7 +11596,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -198958,7 +11623,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -198988,7 +11652,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -199018,7 +11681,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -199048,7 +11710,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -199076,7 +11737,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -199106,7 +11766,6 @@ "float32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -199133,7 +11792,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -199157,7 +11815,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -199181,7 +11838,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -199205,7 +11861,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -199229,7 +11884,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -199253,7 +11907,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -199277,7 +11930,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -199301,7 +11953,6 @@ "int64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -199325,7 +11976,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -199349,7 +11999,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -199373,7 +12022,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -199397,7 +12045,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -199421,7 +12068,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -199445,7 +12091,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -199469,7 +12114,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -199493,7 +12137,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -199519,7 +12162,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -199545,7 +12187,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -199571,7 +12212,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -199597,7 +12237,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -199623,7 +12262,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -199649,7 +12287,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -199675,7 +12312,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -199701,7 +12337,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -199727,7 +12362,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -199753,7 +12387,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -199779,7 +12412,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -199806,7 +12438,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -199836,7 +12467,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -199864,7 +12494,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -199894,7 +12523,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -199924,7 +12552,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -199952,7 +12579,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -199982,7 +12608,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -200012,7 +12637,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -200042,7 +12666,6 @@ "uint64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -200070,7 +12693,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -200100,7 +12722,6 @@ "float64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -200128,7 +12749,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -200156,7 +12776,6 @@ "uint64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -200184,7 +12803,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -200214,7 +12832,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -200242,7 +12859,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -200272,7 +12888,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -200302,7 +12917,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -200330,7 +12944,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -200360,7 +12973,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -200390,7 +13002,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -200420,7 +13031,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -200448,7 +13058,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -200478,7 +13087,6 @@ "float32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -200505,7 +13113,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -200529,7 +13136,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -200553,7 +13159,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -200577,7 +13182,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -200601,7 +13205,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -200625,7 +13228,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -200649,7 +13251,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -200673,7 +13274,6 @@ "int64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -200697,7 +13297,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -200721,7 +13320,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -200745,7 +13343,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -200769,7 +13366,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -200793,7 +13389,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -200817,7 +13412,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -200841,7 +13435,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -200865,7 +13458,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -200891,7 +13483,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -200917,7 +13508,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -200943,7 +13533,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -200969,7 +13558,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -200995,7 +13583,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -201021,7 +13608,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -201047,7 +13633,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -201073,7 +13658,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -201099,7 +13683,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -201125,7 +13708,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -201151,7 +13733,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -201179,7 +13760,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -201209,7 +13789,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -201243,7 +13822,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -201277,7 +13855,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -201307,7 +13884,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -201341,7 +13917,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -201375,7 +13950,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -201405,7 +13979,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -201439,7 +14012,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -201473,7 +14045,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -201503,7 +14074,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -201537,7 +14107,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -201571,7 +14140,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -201600,7 +14168,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -201629,7 +14196,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -201663,7 +14229,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -201696,7 +14261,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -201725,7 +14289,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -201754,7 +14317,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -201788,7 +14350,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -201821,7 +14382,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -201850,7 +14410,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -201879,7 +14438,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -201913,7 +14471,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -201946,7 +14503,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -201975,7 +14531,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -202004,7 +14559,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -202038,7 +14592,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -202069,7 +14622,6 @@ "poly8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -202095,7 +14647,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -202121,7 +14672,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -202147,7 +14697,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -202173,7 +14722,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -202199,7 +14747,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -202226,7 +14773,6 @@ "float32x2_t high" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -202257,7 +14803,6 @@ "float64x1_t high" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -202286,7 +14831,6 @@ "poly16x4_t high" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -202317,7 +14861,6 @@ "poly64x1_t high" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -202347,7 +14890,6 @@ "poly8x8_t high" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -202378,7 +14920,6 @@ "int16x4_t high" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -202409,7 +14950,6 @@ "int32x2_t high" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -202440,7 +14980,6 @@ "int64x1_t high" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -202471,7 +15010,6 @@ "int8x8_t high" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -202502,7 +15040,6 @@ "uint16x4_t high" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -202533,7 +15070,6 @@ "uint32x2_t high" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -202564,7 +15100,6 @@ "uint64x1_t high" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -202595,7 +15130,6 @@ "uint8x8_t high" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -202628,7 +15162,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -202666,7 +15199,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -202704,7 +15236,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -202742,7 +15273,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -202781,7 +15311,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -202819,7 +15348,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -202857,7 +15385,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -202895,7 +15422,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -202933,7 +15459,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -202971,7 +15496,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -203009,7 +15533,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -203047,7 +15570,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -203085,7 +15607,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -203123,7 +15644,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -203161,7 +15681,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -203199,7 +15718,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -203237,7 +15755,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -203276,7 +15793,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -203314,7 +15830,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -203352,7 +15867,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -203390,7 +15904,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -203428,7 +15941,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -203466,7 +15978,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -203504,7 +16015,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -203542,7 +16052,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -203580,7 +16089,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -203618,7 +16126,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -203656,7 +16163,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -203694,7 +16200,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -203732,7 +16237,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -203771,7 +16275,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -203809,7 +16312,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -203847,7 +16349,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -203885,7 +16386,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -203923,7 +16423,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -203961,7 +16460,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -203999,7 +16497,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -204037,7 +16534,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -204075,7 +16571,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -204113,7 +16608,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -204151,7 +16645,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -204189,7 +16682,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -204227,7 +16719,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -204266,7 +16757,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -204304,7 +16794,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -204342,7 +16831,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -204380,7 +16868,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -204418,7 +16905,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -204456,7 +16942,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -204494,7 +16979,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -204532,7 +17016,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -204570,7 +17053,6 @@ "const int lane2" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -204605,7 +17087,6 @@ "uint64_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -204631,7 +17112,6 @@ "uint64_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -204655,7 +17135,6 @@ "uint64_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -204681,7 +17160,6 @@ "uint64_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -204706,7 +17184,6 @@ "uint64_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -204732,7 +17209,6 @@ "uint64_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -204758,7 +17234,6 @@ "uint64_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -204784,7 +17259,6 @@ "uint64_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -204810,7 +17284,6 @@ "uint64_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -204836,7 +17309,6 @@ "uint64_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -204862,7 +17334,6 @@ "uint64_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -204888,7 +17359,6 @@ "uint64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -204914,7 +17384,6 @@ "uint64_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -204940,7 +17409,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -204964,7 +17432,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -204990,7 +17457,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -205016,7 +17482,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -205040,7 +17505,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -205064,7 +17528,6 @@ "uint64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -205089,7 +17552,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -205116,7 +17578,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -205141,7 +17602,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -205172,7 +17632,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -205203,7 +17662,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -205232,7 +17690,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -205261,7 +17718,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -205292,7 +17748,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -205321,7 +17776,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -205352,7 +17806,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -205380,7 +17833,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -205406,7 +17858,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -205430,7 +17881,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -205456,7 +17906,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -205480,7 +17929,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -205505,7 +17953,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -205529,7 +17976,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -205554,7 +18000,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -205578,7 +18023,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -205602,7 +18046,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -205626,7 +18069,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -205651,7 +18093,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -205675,7 +18116,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -205700,7 +18140,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -205724,7 +18163,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -205748,7 +18186,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -205772,7 +18209,6 @@ "int64_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -205796,7 +18232,6 @@ "uint64_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -205821,7 +18256,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -205850,7 +18284,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -205879,7 +18312,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -205908,7 +18340,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -205936,7 +18367,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -205960,7 +18390,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -205984,7 +18413,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -206009,7 +18437,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -206033,7 +18460,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -206058,7 +18484,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -206082,7 +18507,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -206106,7 +18530,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -206130,7 +18553,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -206155,7 +18577,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -206179,7 +18600,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -206204,7 +18624,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -206228,7 +18647,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -206252,7 +18670,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -206276,7 +18693,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -206301,7 +18717,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -206325,7 +18740,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -206350,7 +18764,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -206374,7 +18787,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -206398,7 +18810,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -206422,7 +18833,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -206447,7 +18857,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -206471,7 +18880,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -206496,7 +18904,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -206520,7 +18927,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -206544,7 +18950,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -206568,7 +18973,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -206593,7 +18997,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -206617,7 +19020,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -206642,7 +19044,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -206666,7 +19067,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -206690,7 +19090,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -206714,7 +19113,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -206739,7 +19137,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -206763,7 +19160,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -206788,7 +19184,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -206812,7 +19207,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -206836,7 +19230,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -206860,7 +19253,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -206886,7 +19278,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -206912,7 +19303,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -206936,7 +19326,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -206961,7 +19350,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -206992,7 +19380,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -207023,7 +19410,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -207052,7 +19438,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -207081,7 +19466,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -207112,7 +19496,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -207141,7 +19524,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -207172,7 +19554,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -207200,7 +19581,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -207226,7 +19606,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -207250,7 +19629,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -207276,7 +19654,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -207300,7 +19677,6 @@ "int32_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -207324,7 +19700,6 @@ "uint32_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -207349,7 +19724,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -207378,7 +19752,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -207407,7 +19780,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -207436,7 +19808,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -207464,7 +19835,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -207488,7 +19858,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -207512,7 +19881,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -207537,7 +19905,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -207564,7 +19931,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -207589,7 +19955,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -207617,7 +19982,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -207645,7 +20009,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -207673,7 +20036,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -207703,7 +20065,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -207741,7 +20102,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -207779,7 +20139,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -207816,7 +20175,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -207852,7 +20210,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -207885,7 +20242,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -207919,7 +20275,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -207957,7 +20312,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -207995,7 +20349,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -208032,7 +20385,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -208068,7 +20420,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -208101,7 +20452,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -208133,7 +20483,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -208164,7 +20513,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -208193,7 +20541,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -208224,7 +20571,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -208254,7 +20600,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -208285,7 +20630,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -208316,7 +20660,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -208347,7 +20690,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -208378,7 +20720,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -208409,7 +20750,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -208440,7 +20780,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -208471,7 +20810,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -208502,7 +20840,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -208533,7 +20870,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -208562,7 +20898,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -208591,7 +20926,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -208620,7 +20954,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -208649,7 +20982,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -208678,7 +21010,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -208707,7 +21038,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -208736,7 +21066,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -208765,7 +21094,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -208794,7 +21122,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -208823,7 +21150,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -208852,7 +21178,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -208881,7 +21206,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -208909,7 +21233,6 @@ "float32_t value" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -208935,7 +21258,6 @@ "float64_t value" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -208959,7 +21281,6 @@ "poly16_t value" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -208985,7 +21306,6 @@ "poly64_t value" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -209010,7 +21330,6 @@ "poly8_t value" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -209036,7 +21355,6 @@ "int16_t value" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -209062,7 +21380,6 @@ "int32_t value" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -209088,7 +21405,6 @@ "int64_t value" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -209114,7 +21430,6 @@ "int8_t value" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -209140,7 +21455,6 @@ "uint16_t value" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -209166,7 +21480,6 @@ "uint32_t value" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -209192,7 +21505,6 @@ "uint64_t value" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -209218,7 +21530,6 @@ "uint8_t value" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -209245,7 +21556,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8_t" }, "Arguments_Preparation": { @@ -209274,7 +21584,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -209303,7 +21612,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -209332,7 +21640,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8_t" }, "Arguments_Preparation": { @@ -209361,7 +21668,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -209390,7 +21696,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -209419,7 +21724,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -209448,7 +21752,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -209477,7 +21780,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -209506,7 +21808,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -209535,7 +21836,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -209564,7 +21864,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -209593,7 +21892,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16_t" }, "Arguments_Preparation": { @@ -209622,7 +21920,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -209651,7 +21948,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -209680,7 +21976,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16_t" }, "Arguments_Preparation": { @@ -209709,7 +22004,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -209738,7 +22032,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -209767,7 +22060,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -209798,7 +22090,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -209827,7 +22118,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -209858,7 +22148,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -209888,7 +22177,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -209919,7 +22207,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -209950,7 +22237,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -209981,7 +22267,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -210012,7 +22297,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -210043,7 +22327,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -210074,7 +22357,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -210105,7 +22387,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -210136,7 +22417,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -210167,7 +22447,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -210196,7 +22475,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -210225,7 +22503,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -210254,7 +22531,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -210283,7 +22559,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -210312,7 +22587,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -210341,7 +22615,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -210370,7 +22643,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -210399,7 +22671,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -210428,7 +22699,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -210457,7 +22727,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -210486,7 +22755,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -210515,7 +22783,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -210543,7 +22810,6 @@ "float32_t value" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -210569,7 +22835,6 @@ "float64_t value" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -210593,7 +22858,6 @@ "poly16_t value" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -210619,7 +22883,6 @@ "poly64_t value" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -210644,7 +22907,6 @@ "poly8_t value" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -210670,7 +22932,6 @@ "int16_t value" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -210696,7 +22957,6 @@ "int32_t value" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -210722,7 +22982,6 @@ "int64_t value" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -210748,7 +23007,6 @@ "int8_t value" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -210774,7 +23032,6 @@ "uint16_t value" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -210800,7 +23057,6 @@ "uint32_t value" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -210826,7 +23082,6 @@ "uint64_t value" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -210852,7 +23107,6 @@ "uint8_t value" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -210879,7 +23133,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -210908,7 +23161,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -210937,7 +23189,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -210966,7 +23217,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -210995,7 +23245,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -211024,7 +23273,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -211054,7 +23302,6 @@ "int16x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -211082,7 +23329,6 @@ "int32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -211110,7 +23356,6 @@ "int64x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -211138,7 +23383,6 @@ "int8x16_t c" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -211166,7 +23410,6 @@ "uint16x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -211194,7 +23437,6 @@ "uint32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -211222,7 +23464,6 @@ "uint64x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -211250,7 +23491,6 @@ "uint8x16_t c" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -211277,7 +23517,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -211307,7 +23546,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -211337,7 +23575,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -211367,7 +23604,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -211397,7 +23633,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -211427,7 +23662,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -211457,7 +23691,6 @@ "uint64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -211487,7 +23720,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -211517,7 +23749,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -211547,7 +23778,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -211577,7 +23807,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -211607,7 +23836,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -211637,7 +23865,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -211667,7 +23894,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -211697,7 +23923,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -211727,7 +23952,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -211758,7 +23982,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -211793,7 +24016,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -211826,7 +24048,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -211861,7 +24082,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -211895,7 +24115,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -211930,7 +24149,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -211965,7 +24183,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -212000,7 +24217,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -212035,7 +24251,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -212070,7 +24285,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -212105,7 +24319,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -212140,7 +24353,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -212175,7 +24387,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -212210,7 +24421,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -212245,7 +24455,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -212278,7 +24487,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -212313,7 +24521,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -212347,7 +24554,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -212382,7 +24588,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -212417,7 +24622,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -212452,7 +24656,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -212487,7 +24690,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -212522,7 +24724,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -212557,7 +24758,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -212592,7 +24792,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -212627,7 +24826,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -212662,7 +24860,6 @@ "float32x2_t c" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -212696,7 +24893,6 @@ "float64x1_t c" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -212729,7 +24925,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -212766,7 +24961,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -212803,7 +24997,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -212840,7 +25033,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -212876,7 +25068,6 @@ "float32_t n" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -212910,7 +25101,6 @@ "float64_t n" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -212943,7 +25133,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -212980,7 +25169,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -213016,7 +25204,6 @@ "float32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -213050,7 +25237,6 @@ "float64x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -213083,7 +25269,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -213120,7 +25305,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -213157,7 +25341,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -213194,7 +25377,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -213230,7 +25412,6 @@ "float32_t n" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -213264,7 +25445,6 @@ "float64_t n" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -213297,7 +25477,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -213334,7 +25513,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -213370,7 +25548,6 @@ "float32x2_t c" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -213404,7 +25581,6 @@ "float64x1_t c" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -213437,7 +25613,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -213474,7 +25649,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -213511,7 +25685,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -213548,7 +25721,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -213584,7 +25756,6 @@ "float32_t n" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -213616,7 +25787,6 @@ "float64_t n" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -213649,7 +25819,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -213686,7 +25855,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -213722,7 +25890,6 @@ "float32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -213756,7 +25923,6 @@ "float64x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -213789,7 +25955,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -213826,7 +25991,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -213863,7 +26027,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -213900,7 +26063,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -213936,7 +26098,6 @@ "float32_t n" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -213968,7 +26129,6 @@ "float64_t n" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -214001,7 +26161,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -214038,7 +26197,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -214072,7 +26230,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -214098,7 +26255,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -214122,7 +26278,6 @@ "poly16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -214148,7 +26303,6 @@ "poly64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -214173,7 +26327,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -214199,7 +26352,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -214225,7 +26377,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -214251,7 +26402,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -214277,7 +26427,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -214303,7 +26452,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -214329,7 +26477,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -214355,7 +26502,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -214381,7 +26527,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -214408,7 +26553,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -214439,7 +26583,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -214468,7 +26611,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16_t" }, "Arguments_Preparation": { @@ -214499,7 +26641,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "poly64_t" }, "Arguments_Preparation": { @@ -214529,7 +26670,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8_t" }, "Arguments_Preparation": { @@ -214560,7 +26700,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -214591,7 +26730,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -214622,7 +26760,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -214653,7 +26790,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -214684,7 +26820,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -214715,7 +26850,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -214746,7 +26880,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -214777,7 +26910,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -214807,7 +26939,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -214833,7 +26964,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -214857,7 +26987,6 @@ "poly16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -214883,7 +27012,6 @@ "poly64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -214908,7 +27036,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -214934,7 +27061,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -214960,7 +27086,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -214986,7 +27111,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -215012,7 +27136,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -215038,7 +27161,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -215064,7 +27186,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -215090,7 +27211,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -215116,7 +27236,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -215143,7 +27262,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -215174,7 +27292,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -215203,7 +27320,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16_t" }, "Arguments_Preparation": { @@ -215234,7 +27350,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "poly64_t" }, "Arguments_Preparation": { @@ -215264,7 +27379,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8_t" }, "Arguments_Preparation": { @@ -215295,7 +27409,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -215326,7 +27439,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -215357,7 +27469,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -215388,7 +27499,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -215419,7 +27529,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -215450,7 +27559,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -215481,7 +27589,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -215512,7 +27619,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -215543,7 +27649,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -215573,7 +27678,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -215603,7 +27707,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -215633,7 +27736,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -215663,7 +27765,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -215693,7 +27794,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -215723,7 +27823,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -215753,7 +27852,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -215783,7 +27881,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -215813,7 +27910,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -215843,7 +27939,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -215873,7 +27968,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -215903,7 +27997,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -215933,7 +28026,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -215963,7 +28055,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -215993,7 +28084,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -216023,7 +28113,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -216053,7 +28142,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -216083,7 +28171,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -216113,7 +28200,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -216143,7 +28229,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -216173,7 +28258,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -216203,7 +28287,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -216233,7 +28316,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -216262,7 +28344,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -216288,7 +28369,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -216312,7 +28392,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -216338,7 +28417,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -216363,7 +28441,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -216389,7 +28466,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -216415,7 +28491,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -216441,7 +28516,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -216467,7 +28541,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -216493,7 +28566,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -216519,7 +28591,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -216545,7 +28616,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -216571,7 +28641,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -216597,7 +28666,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -216623,7 +28691,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x2x2_t" }, "Arguments_Preparation": { @@ -216649,7 +28716,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x2x3_t" }, "Arguments_Preparation": { @@ -216675,7 +28741,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x2x4_t" }, "Arguments_Preparation": { @@ -216701,7 +28766,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -216725,7 +28789,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x1x2_t" }, "Arguments_Preparation": { @@ -216749,7 +28812,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x1x3_t" }, "Arguments_Preparation": { @@ -216773,7 +28835,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x1x4_t" }, "Arguments_Preparation": { @@ -216799,7 +28860,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -216834,7 +28894,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -216867,7 +28926,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -216902,7 +28960,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -216936,7 +28993,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -216971,7 +29027,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -217006,7 +29061,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -217041,7 +29095,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -217076,7 +29129,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -217111,7 +29163,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -217146,7 +29197,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -217181,7 +29231,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -217216,7 +29265,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -217249,7 +29297,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -217275,7 +29322,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4x2_t" }, "Arguments_Preparation": { @@ -217301,7 +29347,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4x3_t" }, "Arguments_Preparation": { @@ -217327,7 +29372,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4x4_t" }, "Arguments_Preparation": { @@ -217353,7 +29397,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -217378,7 +29421,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1x2_t" }, "Arguments_Preparation": { @@ -217403,7 +29445,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1x3_t" }, "Arguments_Preparation": { @@ -217428,7 +29469,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1x4_t" }, "Arguments_Preparation": { @@ -217453,7 +29493,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -217479,7 +29518,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8x2_t" }, "Arguments_Preparation": { @@ -217505,7 +29543,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8x3_t" }, "Arguments_Preparation": { @@ -217531,7 +29568,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8x4_t" }, "Arguments_Preparation": { @@ -217557,7 +29593,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -217583,7 +29618,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x4x2_t" }, "Arguments_Preparation": { @@ -217609,7 +29643,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x4x3_t" }, "Arguments_Preparation": { @@ -217635,7 +29668,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x4x4_t" }, "Arguments_Preparation": { @@ -217661,7 +29693,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -217687,7 +29718,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x2x2_t" }, "Arguments_Preparation": { @@ -217713,7 +29743,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x2x3_t" }, "Arguments_Preparation": { @@ -217739,7 +29768,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x2x4_t" }, "Arguments_Preparation": { @@ -217765,7 +29793,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -217791,7 +29818,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x1x2_t" }, "Arguments_Preparation": { @@ -217817,7 +29843,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x1x3_t" }, "Arguments_Preparation": { @@ -217843,7 +29868,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x1x4_t" }, "Arguments_Preparation": { @@ -217869,7 +29893,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -217895,7 +29918,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x8x2_t" }, "Arguments_Preparation": { @@ -217921,7 +29943,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x8x3_t" }, "Arguments_Preparation": { @@ -217947,7 +29968,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x8x4_t" }, "Arguments_Preparation": { @@ -217973,7 +29993,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -217999,7 +30018,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4x2_t" }, "Arguments_Preparation": { @@ -218025,7 +30043,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4x3_t" }, "Arguments_Preparation": { @@ -218051,7 +30068,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4x4_t" }, "Arguments_Preparation": { @@ -218077,7 +30093,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -218103,7 +30118,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2x2_t" }, "Arguments_Preparation": { @@ -218129,7 +30143,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2x3_t" }, "Arguments_Preparation": { @@ -218155,7 +30168,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2x4_t" }, "Arguments_Preparation": { @@ -218181,7 +30193,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -218207,7 +30218,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1x2_t" }, "Arguments_Preparation": { @@ -218233,7 +30243,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1x3_t" }, "Arguments_Preparation": { @@ -218259,7 +30268,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1x4_t" }, "Arguments_Preparation": { @@ -218285,7 +30293,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -218311,7 +30318,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8x2_t" }, "Arguments_Preparation": { @@ -218337,7 +30343,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8x3_t" }, "Arguments_Preparation": { @@ -218363,7 +30368,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8x4_t" }, "Arguments_Preparation": { @@ -218389,7 +30393,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -218415,7 +30418,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -218439,7 +30441,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -218465,7 +30466,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -218490,7 +30490,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -218516,7 +30515,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -218542,7 +30540,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -218568,7 +30565,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -218594,7 +30590,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -218620,7 +30615,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -218646,7 +30640,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -218672,7 +30665,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -218698,7 +30690,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -218724,7 +30715,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -218750,7 +30740,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x4x2_t" }, "Arguments_Preparation": { @@ -218776,7 +30765,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x4x3_t" }, "Arguments_Preparation": { @@ -218802,7 +30790,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x4x4_t" }, "Arguments_Preparation": { @@ -218828,7 +30815,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -218852,7 +30838,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x2x2_t" }, "Arguments_Preparation": { @@ -218876,7 +30861,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x2x3_t" }, "Arguments_Preparation": { @@ -218900,7 +30884,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x2x4_t" }, "Arguments_Preparation": { @@ -218926,7 +30909,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -218961,7 +30943,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -218994,7 +30975,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -219029,7 +31009,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -219063,7 +31042,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -219098,7 +31076,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -219133,7 +31110,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -219168,7 +31144,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -219203,7 +31178,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -219238,7 +31212,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -219273,7 +31246,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -219308,7 +31280,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -219343,7 +31314,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -219376,7 +31346,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -219402,7 +31371,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8x2_t" }, "Arguments_Preparation": { @@ -219428,7 +31396,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8x3_t" }, "Arguments_Preparation": { @@ -219454,7 +31421,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8x4_t" }, "Arguments_Preparation": { @@ -219480,7 +31446,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -219505,7 +31470,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2x2_t" }, "Arguments_Preparation": { @@ -219530,7 +31494,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2x3_t" }, "Arguments_Preparation": { @@ -219555,7 +31518,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2x4_t" }, "Arguments_Preparation": { @@ -219580,7 +31542,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -219606,7 +31567,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16x2_t" }, "Arguments_Preparation": { @@ -219632,7 +31592,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16x3_t" }, "Arguments_Preparation": { @@ -219658,7 +31617,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16x4_t" }, "Arguments_Preparation": { @@ -219684,7 +31642,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -219710,7 +31667,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x8x2_t" }, "Arguments_Preparation": { @@ -219736,7 +31692,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x8x3_t" }, "Arguments_Preparation": { @@ -219762,7 +31717,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x8x4_t" }, "Arguments_Preparation": { @@ -219788,7 +31742,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -219814,7 +31767,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x4x2_t" }, "Arguments_Preparation": { @@ -219840,7 +31792,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x4x3_t" }, "Arguments_Preparation": { @@ -219866,7 +31817,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x4x4_t" }, "Arguments_Preparation": { @@ -219892,7 +31842,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -219918,7 +31867,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x2x2_t" }, "Arguments_Preparation": { @@ -219944,7 +31892,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x2x3_t" }, "Arguments_Preparation": { @@ -219970,7 +31917,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x2x4_t" }, "Arguments_Preparation": { @@ -219996,7 +31942,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -220022,7 +31967,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x16x2_t" }, "Arguments_Preparation": { @@ -220048,7 +31992,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x16x3_t" }, "Arguments_Preparation": { @@ -220074,7 +32017,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x16x4_t" }, "Arguments_Preparation": { @@ -220100,7 +32042,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -220126,7 +32067,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8x2_t" }, "Arguments_Preparation": { @@ -220152,7 +32092,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8x3_t" }, "Arguments_Preparation": { @@ -220178,7 +32117,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8x4_t" }, "Arguments_Preparation": { @@ -220204,7 +32142,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -220230,7 +32167,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4x2_t" }, "Arguments_Preparation": { @@ -220256,7 +32192,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4x3_t" }, "Arguments_Preparation": { @@ -220282,7 +32217,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4x4_t" }, "Arguments_Preparation": { @@ -220308,7 +32242,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -220334,7 +32267,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2x2_t" }, "Arguments_Preparation": { @@ -220360,7 +32292,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2x3_t" }, "Arguments_Preparation": { @@ -220386,7 +32317,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2x4_t" }, "Arguments_Preparation": { @@ -220412,7 +32342,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -220438,7 +32367,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16x2_t" }, "Arguments_Preparation": { @@ -220464,7 +32392,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16x3_t" }, "Arguments_Preparation": { @@ -220490,7 +32417,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16x4_t" }, "Arguments_Preparation": { @@ -220516,7 +32442,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x2x2_t" }, "Arguments_Preparation": { @@ -220542,7 +32467,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x1x2_t" }, "Arguments_Preparation": { @@ -220566,7 +32490,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4x2_t" }, "Arguments_Preparation": { @@ -220592,7 +32515,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1x2_t" }, "Arguments_Preparation": { @@ -220617,7 +32539,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8x2_t" }, "Arguments_Preparation": { @@ -220643,7 +32564,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x4x2_t" }, "Arguments_Preparation": { @@ -220669,7 +32589,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x2x2_t" }, "Arguments_Preparation": { @@ -220695,7 +32614,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x1x2_t" }, "Arguments_Preparation": { @@ -220721,7 +32639,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x8x2_t" }, "Arguments_Preparation": { @@ -220747,7 +32664,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4x2_t" }, "Arguments_Preparation": { @@ -220773,7 +32689,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2x2_t" }, "Arguments_Preparation": { @@ -220799,7 +32714,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1x2_t" }, "Arguments_Preparation": { @@ -220825,7 +32739,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8x2_t" }, "Arguments_Preparation": { @@ -220851,7 +32764,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x2x2_t" }, "Arguments_Preparation": { @@ -220877,7 +32789,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x1x2_t" }, "Arguments_Preparation": { @@ -220903,7 +32814,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2x2_t" }, "Arguments_Preparation": { @@ -220938,7 +32848,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x1x2_t" }, "Arguments_Preparation": { @@ -220971,7 +32880,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4x2_t" }, "Arguments_Preparation": { @@ -221006,7 +32914,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1x2_t" }, "Arguments_Preparation": { @@ -221039,7 +32946,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8x2_t" }, "Arguments_Preparation": { @@ -221074,7 +32980,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4x2_t" }, "Arguments_Preparation": { @@ -221109,7 +33014,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2x2_t" }, "Arguments_Preparation": { @@ -221144,7 +33048,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x1x2_t" }, "Arguments_Preparation": { @@ -221177,7 +33080,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8x8x2_t" }, "Arguments_Preparation": { @@ -221212,7 +33114,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4x2_t" }, "Arguments_Preparation": { @@ -221247,7 +33148,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2x2_t" }, "Arguments_Preparation": { @@ -221282,7 +33182,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1x2_t" }, "Arguments_Preparation": { @@ -221315,7 +33214,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8x2_t" }, "Arguments_Preparation": { @@ -221348,7 +33246,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4x2_t" }, "Arguments_Preparation": { @@ -221374,7 +33271,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1x2_t" }, "Arguments_Preparation": { @@ -221399,7 +33295,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8x2_t" }, "Arguments_Preparation": { @@ -221425,7 +33320,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x4x2_t" }, "Arguments_Preparation": { @@ -221451,7 +33345,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x2x2_t" }, "Arguments_Preparation": { @@ -221477,7 +33370,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x1x2_t" }, "Arguments_Preparation": { @@ -221503,7 +33395,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x8x2_t" }, "Arguments_Preparation": { @@ -221529,7 +33420,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4x2_t" }, "Arguments_Preparation": { @@ -221555,7 +33445,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2x2_t" }, "Arguments_Preparation": { @@ -221581,7 +33470,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1x2_t" }, "Arguments_Preparation": { @@ -221607,7 +33495,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8x2_t" }, "Arguments_Preparation": { @@ -221633,7 +33520,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x4x2_t" }, "Arguments_Preparation": { @@ -221659,7 +33545,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x2x2_t" }, "Arguments_Preparation": { @@ -221683,7 +33568,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8x2_t" }, "Arguments_Preparation": { @@ -221709,7 +33593,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2x2_t" }, "Arguments_Preparation": { @@ -221733,7 +33616,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16x2_t" }, "Arguments_Preparation": { @@ -221759,7 +33641,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x8x2_t" }, "Arguments_Preparation": { @@ -221785,7 +33666,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x4x2_t" }, "Arguments_Preparation": { @@ -221811,7 +33691,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x2x2_t" }, "Arguments_Preparation": { @@ -221835,7 +33714,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x16x2_t" }, "Arguments_Preparation": { @@ -221861,7 +33739,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8x2_t" }, "Arguments_Preparation": { @@ -221887,7 +33764,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4x2_t" }, "Arguments_Preparation": { @@ -221913,7 +33789,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2x2_t" }, "Arguments_Preparation": { @@ -221937,7 +33812,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16x2_t" }, "Arguments_Preparation": { @@ -221963,7 +33837,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x4x2_t" }, "Arguments_Preparation": { @@ -221989,7 +33862,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x2x2_t" }, "Arguments_Preparation": { @@ -222015,7 +33887,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4x2_t" }, "Arguments_Preparation": { @@ -222050,7 +33921,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x2x2_t" }, "Arguments_Preparation": { @@ -222083,7 +33953,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8x2_t" }, "Arguments_Preparation": { @@ -222118,7 +33987,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2x2_t" }, "Arguments_Preparation": { @@ -222151,7 +34019,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16x2_t" }, "Arguments_Preparation": { @@ -222184,7 +34051,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8x2_t" }, "Arguments_Preparation": { @@ -222219,7 +34085,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4x2_t" }, "Arguments_Preparation": { @@ -222254,7 +34119,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2x2_t" }, "Arguments_Preparation": { @@ -222287,7 +34151,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8x16x2_t" }, "Arguments_Preparation": { @@ -222320,7 +34183,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8x2_t" }, "Arguments_Preparation": { @@ -222355,7 +34217,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4x2_t" }, "Arguments_Preparation": { @@ -222390,7 +34251,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2x2_t" }, "Arguments_Preparation": { @@ -222423,7 +34283,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16x2_t" }, "Arguments_Preparation": { @@ -222454,7 +34313,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8x2_t" }, "Arguments_Preparation": { @@ -222480,7 +34338,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2x2_t" }, "Arguments_Preparation": { @@ -222504,7 +34361,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16x2_t" }, "Arguments_Preparation": { @@ -222530,7 +34386,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x8x2_t" }, "Arguments_Preparation": { @@ -222556,7 +34411,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x4x2_t" }, "Arguments_Preparation": { @@ -222582,7 +34436,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x2x2_t" }, "Arguments_Preparation": { @@ -222606,7 +34459,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x16x2_t" }, "Arguments_Preparation": { @@ -222632,7 +34484,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8x2_t" }, "Arguments_Preparation": { @@ -222658,7 +34509,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4x2_t" }, "Arguments_Preparation": { @@ -222684,7 +34534,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2x2_t" }, "Arguments_Preparation": { @@ -222708,7 +34557,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16x2_t" }, "Arguments_Preparation": { @@ -222734,7 +34582,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x2x3_t" }, "Arguments_Preparation": { @@ -222760,7 +34607,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x1x3_t" }, "Arguments_Preparation": { @@ -222784,7 +34630,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4x3_t" }, "Arguments_Preparation": { @@ -222810,7 +34655,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1x3_t" }, "Arguments_Preparation": { @@ -222835,7 +34679,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8x3_t" }, "Arguments_Preparation": { @@ -222861,7 +34704,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x4x3_t" }, "Arguments_Preparation": { @@ -222887,7 +34729,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x2x3_t" }, "Arguments_Preparation": { @@ -222913,7 +34754,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x1x3_t" }, "Arguments_Preparation": { @@ -222939,7 +34779,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x8x3_t" }, "Arguments_Preparation": { @@ -222965,7 +34804,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4x3_t" }, "Arguments_Preparation": { @@ -222991,7 +34829,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2x3_t" }, "Arguments_Preparation": { @@ -223017,7 +34854,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1x3_t" }, "Arguments_Preparation": { @@ -223043,7 +34879,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8x3_t" }, "Arguments_Preparation": { @@ -223069,7 +34904,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x2x3_t" }, "Arguments_Preparation": { @@ -223095,7 +34929,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x1x3_t" }, "Arguments_Preparation": { @@ -223121,7 +34954,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2x3_t" }, "Arguments_Preparation": { @@ -223156,7 +34988,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x1x3_t" }, "Arguments_Preparation": { @@ -223189,7 +35020,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4x3_t" }, "Arguments_Preparation": { @@ -223224,7 +35054,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1x3_t" }, "Arguments_Preparation": { @@ -223257,7 +35086,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8x3_t" }, "Arguments_Preparation": { @@ -223292,7 +35120,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4x3_t" }, "Arguments_Preparation": { @@ -223327,7 +35154,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2x3_t" }, "Arguments_Preparation": { @@ -223362,7 +35188,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x1x3_t" }, "Arguments_Preparation": { @@ -223395,7 +35220,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8x8x3_t" }, "Arguments_Preparation": { @@ -223430,7 +35254,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4x3_t" }, "Arguments_Preparation": { @@ -223465,7 +35288,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2x3_t" }, "Arguments_Preparation": { @@ -223500,7 +35322,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1x3_t" }, "Arguments_Preparation": { @@ -223533,7 +35354,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8x3_t" }, "Arguments_Preparation": { @@ -223566,7 +35386,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4x3_t" }, "Arguments_Preparation": { @@ -223592,7 +35411,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1x3_t" }, "Arguments_Preparation": { @@ -223617,7 +35435,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8x3_t" }, "Arguments_Preparation": { @@ -223643,7 +35460,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x4x3_t" }, "Arguments_Preparation": { @@ -223669,7 +35485,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x2x3_t" }, "Arguments_Preparation": { @@ -223695,7 +35510,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x1x3_t" }, "Arguments_Preparation": { @@ -223721,7 +35535,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x8x3_t" }, "Arguments_Preparation": { @@ -223747,7 +35560,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4x3_t" }, "Arguments_Preparation": { @@ -223773,7 +35585,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2x3_t" }, "Arguments_Preparation": { @@ -223799,7 +35610,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1x3_t" }, "Arguments_Preparation": { @@ -223825,7 +35635,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8x3_t" }, "Arguments_Preparation": { @@ -223851,7 +35660,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x4x3_t" }, "Arguments_Preparation": { @@ -223877,7 +35685,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x2x3_t" }, "Arguments_Preparation": { @@ -223901,7 +35708,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8x3_t" }, "Arguments_Preparation": { @@ -223927,7 +35733,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2x3_t" }, "Arguments_Preparation": { @@ -223951,7 +35756,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16x3_t" }, "Arguments_Preparation": { @@ -223977,7 +35781,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x8x3_t" }, "Arguments_Preparation": { @@ -224003,7 +35806,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x4x3_t" }, "Arguments_Preparation": { @@ -224029,7 +35831,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x2x3_t" }, "Arguments_Preparation": { @@ -224053,7 +35854,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x16x3_t" }, "Arguments_Preparation": { @@ -224079,7 +35879,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8x3_t" }, "Arguments_Preparation": { @@ -224105,7 +35904,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4x3_t" }, "Arguments_Preparation": { @@ -224131,7 +35929,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2x3_t" }, "Arguments_Preparation": { @@ -224155,7 +35952,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16x3_t" }, "Arguments_Preparation": { @@ -224181,7 +35977,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x4x3_t" }, "Arguments_Preparation": { @@ -224207,7 +36002,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x2x3_t" }, "Arguments_Preparation": { @@ -224233,7 +36027,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4x3_t" }, "Arguments_Preparation": { @@ -224268,7 +36061,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x2x3_t" }, "Arguments_Preparation": { @@ -224301,7 +36093,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8x3_t" }, "Arguments_Preparation": { @@ -224336,7 +36127,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2x3_t" }, "Arguments_Preparation": { @@ -224369,7 +36159,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16x3_t" }, "Arguments_Preparation": { @@ -224402,7 +36191,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8x3_t" }, "Arguments_Preparation": { @@ -224437,7 +36225,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4x3_t" }, "Arguments_Preparation": { @@ -224472,7 +36259,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2x3_t" }, "Arguments_Preparation": { @@ -224505,7 +36291,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8x16x3_t" }, "Arguments_Preparation": { @@ -224538,7 +36323,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8x3_t" }, "Arguments_Preparation": { @@ -224573,7 +36357,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4x3_t" }, "Arguments_Preparation": { @@ -224608,7 +36391,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2x3_t" }, "Arguments_Preparation": { @@ -224641,7 +36423,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16x3_t" }, "Arguments_Preparation": { @@ -224672,7 +36453,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8x3_t" }, "Arguments_Preparation": { @@ -224698,7 +36478,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2x3_t" }, "Arguments_Preparation": { @@ -224722,7 +36501,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16x3_t" }, "Arguments_Preparation": { @@ -224748,7 +36526,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x8x3_t" }, "Arguments_Preparation": { @@ -224774,7 +36551,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x4x3_t" }, "Arguments_Preparation": { @@ -224800,7 +36576,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x2x3_t" }, "Arguments_Preparation": { @@ -224824,7 +36599,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x16x3_t" }, "Arguments_Preparation": { @@ -224850,7 +36624,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8x3_t" }, "Arguments_Preparation": { @@ -224876,7 +36649,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4x3_t" }, "Arguments_Preparation": { @@ -224902,7 +36674,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2x3_t" }, "Arguments_Preparation": { @@ -224926,7 +36697,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16x3_t" }, "Arguments_Preparation": { @@ -224952,7 +36722,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x2x4_t" }, "Arguments_Preparation": { @@ -224978,7 +36747,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x1x4_t" }, "Arguments_Preparation": { @@ -225002,7 +36770,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4x4_t" }, "Arguments_Preparation": { @@ -225028,7 +36795,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1x4_t" }, "Arguments_Preparation": { @@ -225053,7 +36819,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8x4_t" }, "Arguments_Preparation": { @@ -225079,7 +36844,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x4x4_t" }, "Arguments_Preparation": { @@ -225105,7 +36869,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x2x4_t" }, "Arguments_Preparation": { @@ -225131,7 +36894,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x1x4_t" }, "Arguments_Preparation": { @@ -225157,7 +36919,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x8x4_t" }, "Arguments_Preparation": { @@ -225183,7 +36944,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4x4_t" }, "Arguments_Preparation": { @@ -225209,7 +36969,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2x4_t" }, "Arguments_Preparation": { @@ -225235,7 +36994,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1x4_t" }, "Arguments_Preparation": { @@ -225261,7 +37019,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8x4_t" }, "Arguments_Preparation": { @@ -225287,7 +37044,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x2x4_t" }, "Arguments_Preparation": { @@ -225313,7 +37069,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x1x4_t" }, "Arguments_Preparation": { @@ -225339,7 +37094,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2x4_t" }, "Arguments_Preparation": { @@ -225374,7 +37128,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x1x4_t" }, "Arguments_Preparation": { @@ -225407,7 +37160,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4x4_t" }, "Arguments_Preparation": { @@ -225442,7 +37194,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1x4_t" }, "Arguments_Preparation": { @@ -225475,7 +37226,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8x4_t" }, "Arguments_Preparation": { @@ -225510,7 +37260,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4x4_t" }, "Arguments_Preparation": { @@ -225545,7 +37294,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2x4_t" }, "Arguments_Preparation": { @@ -225580,7 +37328,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x1x4_t" }, "Arguments_Preparation": { @@ -225613,7 +37360,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8x8x4_t" }, "Arguments_Preparation": { @@ -225648,7 +37394,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4x4_t" }, "Arguments_Preparation": { @@ -225683,7 +37428,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2x4_t" }, "Arguments_Preparation": { @@ -225718,7 +37462,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1x4_t" }, "Arguments_Preparation": { @@ -225751,7 +37494,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8x4_t" }, "Arguments_Preparation": { @@ -225784,7 +37526,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4x4_t" }, "Arguments_Preparation": { @@ -225810,7 +37551,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1x4_t" }, "Arguments_Preparation": { @@ -225835,7 +37575,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8x4_t" }, "Arguments_Preparation": { @@ -225861,7 +37600,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x4x4_t" }, "Arguments_Preparation": { @@ -225887,7 +37625,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x2x4_t" }, "Arguments_Preparation": { @@ -225913,7 +37650,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x1x4_t" }, "Arguments_Preparation": { @@ -225939,7 +37675,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x8x4_t" }, "Arguments_Preparation": { @@ -225965,7 +37700,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4x4_t" }, "Arguments_Preparation": { @@ -225991,7 +37725,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2x4_t" }, "Arguments_Preparation": { @@ -226017,7 +37750,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1x4_t" }, "Arguments_Preparation": { @@ -226043,7 +37775,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8x4_t" }, "Arguments_Preparation": { @@ -226069,7 +37800,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x4x4_t" }, "Arguments_Preparation": { @@ -226095,7 +37825,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x2x4_t" }, "Arguments_Preparation": { @@ -226119,7 +37848,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8x4_t" }, "Arguments_Preparation": { @@ -226145,7 +37873,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2x4_t" }, "Arguments_Preparation": { @@ -226169,7 +37896,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16x4_t" }, "Arguments_Preparation": { @@ -226195,7 +37921,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x8x4_t" }, "Arguments_Preparation": { @@ -226221,7 +37946,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x4x4_t" }, "Arguments_Preparation": { @@ -226247,7 +37971,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x2x4_t" }, "Arguments_Preparation": { @@ -226271,7 +37994,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x16x4_t" }, "Arguments_Preparation": { @@ -226297,7 +38019,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8x4_t" }, "Arguments_Preparation": { @@ -226323,7 +38044,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4x4_t" }, "Arguments_Preparation": { @@ -226349,7 +38069,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2x4_t" }, "Arguments_Preparation": { @@ -226373,7 +38092,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16x4_t" }, "Arguments_Preparation": { @@ -226399,7 +38117,6 @@ "float32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "float32x4x4_t" }, "Arguments_Preparation": { @@ -226425,7 +38142,6 @@ "float64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "float64x2x4_t" }, "Arguments_Preparation": { @@ -226451,7 +38167,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4x4_t" }, "Arguments_Preparation": { @@ -226486,7 +38201,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x2x4_t" }, "Arguments_Preparation": { @@ -226519,7 +38233,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8x4_t" }, "Arguments_Preparation": { @@ -226554,7 +38267,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2x4_t" }, "Arguments_Preparation": { @@ -226587,7 +38299,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16x4_t" }, "Arguments_Preparation": { @@ -226620,7 +38331,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8x4_t" }, "Arguments_Preparation": { @@ -226655,7 +38365,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4x4_t" }, "Arguments_Preparation": { @@ -226690,7 +38399,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2x4_t" }, "Arguments_Preparation": { @@ -226723,7 +38431,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8x16x4_t" }, "Arguments_Preparation": { @@ -226756,7 +38463,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8x4_t" }, "Arguments_Preparation": { @@ -226791,7 +38497,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4x4_t" }, "Arguments_Preparation": { @@ -226826,7 +38531,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2x4_t" }, "Arguments_Preparation": { @@ -226859,7 +38563,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16x4_t" }, "Arguments_Preparation": { @@ -226890,7 +38593,6 @@ "poly16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8x4_t" }, "Arguments_Preparation": { @@ -226916,7 +38618,6 @@ "poly64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2x4_t" }, "Arguments_Preparation": { @@ -226940,7 +38641,6 @@ "poly8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16x4_t" }, "Arguments_Preparation": { @@ -226966,7 +38666,6 @@ "int16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "int16x8x4_t" }, "Arguments_Preparation": { @@ -226992,7 +38691,6 @@ "int32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "int32x4x4_t" }, "Arguments_Preparation": { @@ -227018,7 +38716,6 @@ "int64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "int64x2x4_t" }, "Arguments_Preparation": { @@ -227042,7 +38739,6 @@ "int8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "int8x16x4_t" }, "Arguments_Preparation": { @@ -227068,7 +38764,6 @@ "uint16_t const * ptr" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8x4_t" }, "Arguments_Preparation": { @@ -227094,7 +38789,6 @@ "uint32_t const * ptr" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4x4_t" }, "Arguments_Preparation": { @@ -227120,7 +38814,6 @@ "uint64_t const * ptr" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2x4_t" }, "Arguments_Preparation": { @@ -227144,7 +38837,6 @@ "uint8_t const * ptr" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16x4_t" }, "Arguments_Preparation": { @@ -227170,7 +38862,6 @@ "poly128_t const * ptr" ], "return_type": { - "element_bit_size": "128", "value": "poly128_t" }, "Arguments_Preparation": { @@ -227196,7 +38887,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -227226,7 +38916,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -227254,7 +38943,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -227284,7 +38972,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -227314,7 +39001,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -227344,7 +39030,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -227374,7 +39059,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -227404,7 +39088,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -227434,7 +39117,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -227463,7 +39145,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -227491,7 +39172,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -227520,7 +39200,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -227547,7 +39226,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -227571,7 +39249,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -227595,7 +39272,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -227620,7 +39296,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -227650,7 +39325,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -227678,7 +39352,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -227708,7 +39381,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -227738,7 +39410,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -227768,7 +39439,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -227798,7 +39468,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -227828,7 +39497,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -227857,7 +39525,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -227881,7 +39548,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -227905,7 +39571,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -227929,7 +39594,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -227953,7 +39617,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -227977,7 +39640,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -228001,7 +39663,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -228025,7 +39686,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -228049,7 +39709,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -228073,7 +39732,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -228097,7 +39755,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -228121,7 +39778,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -228145,7 +39801,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -228169,7 +39824,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -228193,7 +39847,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -228218,7 +39871,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -228248,7 +39900,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -228276,7 +39927,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -228306,7 +39956,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -228336,7 +39985,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -228366,7 +40014,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -228396,7 +40043,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -228426,7 +40072,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -228456,7 +40101,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -228485,7 +40129,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -228513,7 +40156,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -228542,7 +40184,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -228569,7 +40210,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -228593,7 +40233,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -228617,7 +40256,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -228642,7 +40280,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -228672,7 +40309,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -228700,7 +40336,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -228730,7 +40365,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -228760,7 +40394,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -228790,7 +40423,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -228820,7 +40452,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -228850,7 +40481,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -228879,7 +40509,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -228903,7 +40532,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -228927,7 +40555,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -228951,7 +40578,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -228975,7 +40601,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -228999,7 +40624,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -229023,7 +40647,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -229047,7 +40670,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -229071,7 +40693,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -229095,7 +40716,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -229119,7 +40739,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -229143,7 +40762,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -229167,7 +40785,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -229191,7 +40808,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -229215,7 +40831,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -229241,7 +40856,6 @@ "float32x2_t c" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -229275,7 +40889,6 @@ "float64x1_t c" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -229308,7 +40921,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -229341,7 +40953,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -229380,7 +40991,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -229419,7 +41029,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -229458,7 +41067,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -229497,7 +41105,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -229528,7 +41135,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -229565,7 +41171,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -229602,7 +41207,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -229639,7 +41243,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -229675,7 +41278,6 @@ "float32_t c" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -229709,7 +41311,6 @@ "int16_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -229743,7 +41344,6 @@ "int32_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -229777,7 +41377,6 @@ "uint16_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -229811,7 +41410,6 @@ "uint32_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -229845,7 +41443,6 @@ "int16x4_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -229879,7 +41476,6 @@ "int32x2_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -229913,7 +41509,6 @@ "int8x8_t c" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -229947,7 +41542,6 @@ "uint16x4_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -229981,7 +41575,6 @@ "uint32x2_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -230015,7 +41608,6 @@ "uint8x8_t c" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -230050,7 +41642,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -230087,7 +41678,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -230124,7 +41714,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -230161,7 +41750,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -230198,7 +41786,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -230235,7 +41822,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -230272,7 +41858,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -230309,7 +41894,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -230345,7 +41929,6 @@ "int16_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -230377,7 +41960,6 @@ "int32_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -230409,7 +41991,6 @@ "uint16_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -230441,7 +42022,6 @@ "uint32_t c" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -230473,7 +42053,6 @@ "int16x8_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -230505,7 +42084,6 @@ "int32x4_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -230537,7 +42115,6 @@ "int8x16_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -230569,7 +42146,6 @@ "uint16x8_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -230601,7 +42177,6 @@ "uint32x4_t c" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -230633,7 +42208,6 @@ "uint8x16_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -230666,7 +42240,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -230705,7 +42278,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -230744,7 +42316,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -230783,7 +42354,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -230822,7 +42392,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -230859,7 +42428,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -230896,7 +42464,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -230933,7 +42500,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -230969,7 +42535,6 @@ "int16_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -231003,7 +42568,6 @@ "int32_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -231037,7 +42601,6 @@ "uint16_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -231071,7 +42634,6 @@ "uint32_t c" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -231105,7 +42667,6 @@ "int16x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -231139,7 +42700,6 @@ "int32x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -231173,7 +42733,6 @@ "int8x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -231207,7 +42766,6 @@ "uint16x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -231241,7 +42799,6 @@ "uint32x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -231275,7 +42832,6 @@ "uint8x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -231309,7 +42865,6 @@ "float32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -231343,7 +42898,6 @@ "float64x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -231376,7 +42930,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -231409,7 +42962,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -231448,7 +43000,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -231487,7 +43038,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -231526,7 +43076,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -231565,7 +43114,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -231596,7 +43144,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -231633,7 +43180,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -231670,7 +43216,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -231707,7 +43252,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -231743,7 +43287,6 @@ "float32_t c" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -231777,7 +43320,6 @@ "int16_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -231811,7 +43353,6 @@ "int32_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -231845,7 +43386,6 @@ "uint16_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -231879,7 +43419,6 @@ "uint32_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -231913,7 +43452,6 @@ "int16x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -231947,7 +43485,6 @@ "int32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -231981,7 +43518,6 @@ "int8x16_t c" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -232015,7 +43551,6 @@ "uint16x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -232049,7 +43584,6 @@ "uint32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -232083,7 +43617,6 @@ "uint8x16_t c" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -232117,7 +43650,6 @@ "float32x2_t c" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -232151,7 +43683,6 @@ "float64x1_t c" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -232184,7 +43715,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -232217,7 +43747,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -232256,7 +43785,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -232295,7 +43823,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -232334,7 +43861,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -232373,7 +43899,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -232404,7 +43929,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -232441,7 +43965,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -232478,7 +44001,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -232515,7 +44037,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -232551,7 +44072,6 @@ "float32_t c" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -232585,7 +44105,6 @@ "int16_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -232619,7 +44138,6 @@ "int32_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -232653,7 +44171,6 @@ "uint16_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -232687,7 +44204,6 @@ "uint32_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -232721,7 +44237,6 @@ "int16x4_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -232755,7 +44270,6 @@ "int32x2_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -232789,7 +44303,6 @@ "int8x8_t c" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -232823,7 +44336,6 @@ "uint16x4_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -232857,7 +44369,6 @@ "uint32x2_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -232891,7 +44402,6 @@ "uint8x8_t c" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -232926,7 +44436,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -232963,7 +44472,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -233000,7 +44508,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -233037,7 +44544,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -233074,7 +44580,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -233111,7 +44616,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -233148,7 +44652,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -233185,7 +44688,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -233221,7 +44723,6 @@ "int16_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -233253,7 +44754,6 @@ "int32_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -233285,7 +44785,6 @@ "uint16_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -233317,7 +44816,6 @@ "uint32_t c" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -233349,7 +44847,6 @@ "int16x8_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -233381,7 +44878,6 @@ "int32x4_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -233413,7 +44909,6 @@ "int8x16_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -233445,7 +44940,6 @@ "uint16x8_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -233477,7 +44971,6 @@ "uint32x4_t c" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -233509,7 +45002,6 @@ "uint8x16_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -233542,7 +45034,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -233581,7 +45072,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -233620,7 +45110,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -233659,7 +45148,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -233698,7 +45186,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -233735,7 +45222,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -233772,7 +45258,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -233809,7 +45294,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -233845,7 +45329,6 @@ "int16_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -233879,7 +45362,6 @@ "int32_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -233913,7 +45395,6 @@ "uint16_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -233947,7 +45428,6 @@ "uint32_t c" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -233981,7 +45461,6 @@ "int16x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -234015,7 +45494,6 @@ "int32x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -234049,7 +45527,6 @@ "int8x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -234083,7 +45560,6 @@ "uint16x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -234117,7 +45593,6 @@ "uint32x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -234151,7 +45626,6 @@ "uint8x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -234185,7 +45659,6 @@ "float32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -234219,7 +45692,6 @@ "float64x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -234252,7 +45724,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -234285,7 +45756,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -234324,7 +45794,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -234363,7 +45832,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -234402,7 +45870,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -234441,7 +45908,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -234472,7 +45938,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -234509,7 +45974,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -234546,7 +46010,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -234583,7 +46046,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -234619,7 +46081,6 @@ "float32_t c" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -234653,7 +46114,6 @@ "int16_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -234687,7 +46147,6 @@ "int32_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -234721,7 +46180,6 @@ "uint16_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -234755,7 +46213,6 @@ "uint32_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -234789,7 +46246,6 @@ "int16x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -234823,7 +46279,6 @@ "int32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -234857,7 +46312,6 @@ "int8x16_t c" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -234891,7 +46345,6 @@ "uint16x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -234925,7 +46378,6 @@ "uint32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -234959,7 +46411,6 @@ "uint8x16_t c" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -234993,7 +46444,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -235026,7 +46476,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -235057,7 +46506,6 @@ "float32_t value" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -235083,7 +46531,6 @@ "float64_t value" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -235107,7 +46554,6 @@ "poly16_t value" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -235133,7 +46579,6 @@ "poly8_t value" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -235159,7 +46604,6 @@ "int16_t value" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -235185,7 +46629,6 @@ "int32_t value" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -235211,7 +46654,6 @@ "int64_t value" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -235237,7 +46679,6 @@ "int8_t value" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -235263,7 +46704,6 @@ "uint16_t value" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -235289,7 +46729,6 @@ "uint32_t value" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -235315,7 +46754,6 @@ "uint64_t value" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -235341,7 +46779,6 @@ "uint8_t value" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -235367,7 +46804,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -235391,7 +46827,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -235415,7 +46850,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -235439,7 +46873,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -235463,7 +46896,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -235487,7 +46919,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -235511,7 +46942,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -235537,7 +46967,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -235563,7 +46992,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -235589,7 +47017,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -235615,7 +47042,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -235641,7 +47067,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -235668,7 +47093,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -235698,7 +47122,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -235728,7 +47151,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -235758,7 +47180,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -235788,7 +47209,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -235818,7 +47238,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -235847,7 +47266,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -235873,7 +47291,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -235899,7 +47316,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -235925,7 +47341,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -235951,7 +47366,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -235977,7 +47391,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -236003,7 +47416,6 @@ "float32_t value" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -236029,7 +47441,6 @@ "float64_t value" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -236053,7 +47464,6 @@ "poly16_t value" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -236079,7 +47489,6 @@ "poly8_t value" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -236105,7 +47514,6 @@ "int16_t value" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -236131,7 +47539,6 @@ "int32_t value" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -236157,7 +47564,6 @@ "int64_t value" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -236183,7 +47589,6 @@ "int8_t value" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -236209,7 +47614,6 @@ "uint16_t value" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -236235,7 +47639,6 @@ "uint32_t value" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -236261,7 +47664,6 @@ "uint64_t value" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -236287,7 +47689,6 @@ "uint8_t value" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -236314,7 +47715,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -236344,7 +47744,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -236373,7 +47772,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -236408,7 +47806,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -236441,7 +47838,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -236476,7 +47872,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -236511,7 +47906,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -236546,7 +47940,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -236581,7 +47974,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -236614,7 +48006,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -236647,7 +48038,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -236680,7 +48070,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -236713,7 +48102,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -236746,7 +48134,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -236778,7 +48165,6 @@ "float32_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -236808,7 +48194,6 @@ "float64_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -236836,7 +48221,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -236866,7 +48250,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -236896,7 +48279,6 @@ "uint16_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -236926,7 +48308,6 @@ "uint32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -236956,7 +48337,6 @@ "poly8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -236986,7 +48366,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -237016,7 +48395,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -237046,7 +48424,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -237076,7 +48453,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -237106,7 +48482,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -237136,7 +48511,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -237167,7 +48541,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -237200,7 +48573,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -237233,7 +48605,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -237266,7 +48637,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -237299,7 +48669,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -237332,7 +48701,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -237365,7 +48733,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -237398,7 +48765,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -237431,7 +48797,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -237464,7 +48829,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -237496,7 +48860,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -237524,7 +48887,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -237552,7 +48914,6 @@ "uint16_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -237580,7 +48941,6 @@ "uint32_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -237608,7 +48968,6 @@ "poly64x2_t b" ], "return_type": { - "element_bit_size": "128", "value": "poly128_t" }, "Arguments_Preparation": { @@ -237637,7 +48996,6 @@ "poly8x16_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -237665,7 +49023,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -237693,7 +49050,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -237721,7 +49077,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -237749,7 +49104,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -237777,7 +49131,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -237805,7 +49158,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -237834,7 +49186,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -237869,7 +49220,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -237904,7 +49254,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -237939,7 +49288,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -237974,7 +49322,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -238007,7 +49354,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -238040,7 +49386,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -238073,7 +49418,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -238105,7 +49449,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -238135,7 +49478,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -238165,7 +49507,6 @@ "uint16_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -238195,7 +49536,6 @@ "uint32_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -238225,7 +49565,6 @@ "poly64_t b" ], "return_type": { - "element_bit_size": "128", "value": "poly128_t" }, "Arguments_Preparation": { @@ -238254,7 +49593,6 @@ "poly8x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -238284,7 +49622,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -238314,7 +49651,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -238344,7 +49680,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -238374,7 +49709,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -238404,7 +49738,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -238434,7 +49767,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -238464,7 +49796,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -238494,7 +49825,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -238523,7 +49853,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -238558,7 +49887,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -238591,7 +49919,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -238626,7 +49953,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -238661,7 +49987,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -238696,7 +50021,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -238731,7 +50055,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -238764,7 +50087,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -238797,7 +50119,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -238830,7 +50151,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -238863,7 +50183,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -238896,7 +50215,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -238928,7 +50246,6 @@ "float32_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -238958,7 +50275,6 @@ "float64_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -238986,7 +50302,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -239016,7 +50331,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -239046,7 +50360,6 @@ "uint16_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -239076,7 +50389,6 @@ "uint32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -239106,7 +50418,6 @@ "poly8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -239136,7 +50447,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -239166,7 +50476,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -239196,7 +50505,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -239226,7 +50534,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -239256,7 +50563,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -239286,7 +50592,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -239317,7 +50622,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -239350,7 +50654,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -239382,7 +50685,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -239410,7 +50712,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -239439,7 +50740,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -239472,7 +50772,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -239505,7 +50804,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -239538,7 +50836,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -239570,7 +50867,6 @@ "float64_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -239599,7 +50895,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -239632,7 +50927,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -239664,7 +50958,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -239692,7 +50985,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -239721,7 +51013,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -239754,7 +51045,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -239787,7 +51077,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -239820,7 +51109,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -239852,7 +51140,6 @@ "float32_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -239881,7 +51168,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -239914,7 +51200,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -239945,7 +51230,6 @@ "poly8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -239971,7 +51255,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -239997,7 +51280,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -240023,7 +51305,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -240049,7 +51330,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -240075,7 +51355,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -240101,7 +51380,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -240127,7 +51405,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -240153,7 +51430,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -240179,7 +51455,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -240205,7 +51480,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -240231,7 +51505,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -240257,7 +51530,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -240283,7 +51555,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -240309,7 +51580,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -240335,7 +51605,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -240359,7 +51628,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -240385,7 +51653,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -240411,7 +51678,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -240435,7 +51701,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -240461,7 +51726,6 @@ "int64_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -240485,7 +51749,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -240511,7 +51774,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -240535,7 +51797,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -240561,7 +51822,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -240587,7 +51847,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -240611,7 +51870,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -240638,7 +51896,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -240668,7 +51925,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -240698,7 +51954,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -240728,7 +51983,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -240758,7 +52012,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -240788,7 +52041,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -240818,7 +52070,6 @@ "uint64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -240848,7 +52099,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -240878,7 +52128,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -240908,7 +52157,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -240938,7 +52186,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -240968,7 +52215,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -240998,7 +52244,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -241028,7 +52273,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -241058,7 +52302,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -241088,7 +52331,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -241118,7 +52360,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -241148,7 +52389,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -241178,7 +52418,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -241208,7 +52447,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -241238,7 +52476,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -241268,7 +52505,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -241298,7 +52534,6 @@ "uint64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -241328,7 +52563,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -241358,7 +52592,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -241388,7 +52621,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -241418,7 +52650,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -241448,7 +52679,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -241478,7 +52708,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -241508,7 +52737,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -241538,7 +52766,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -241568,7 +52795,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -241598,7 +52824,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -241628,7 +52853,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -241658,7 +52882,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -241688,7 +52911,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -241718,7 +52940,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -241748,7 +52969,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -241778,7 +52998,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -241808,7 +53027,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -241838,7 +53056,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -241868,7 +53085,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -241898,7 +53114,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -241928,7 +53143,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -241958,7 +53172,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -241988,7 +53201,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -242018,7 +53230,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -242048,7 +53259,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -242078,7 +53288,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -242108,7 +53317,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -242138,7 +53346,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -242167,7 +53374,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -242191,7 +53397,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -242215,7 +53420,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -242239,7 +53443,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -242265,7 +53468,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -242291,7 +53493,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -242317,7 +53518,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -242343,7 +53543,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -242369,7 +53568,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -242395,7 +53593,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -242421,7 +53618,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -242447,7 +53643,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -242473,7 +53668,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -242499,7 +53693,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -242525,7 +53718,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -242552,7 +53744,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -242580,7 +53771,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -242608,7 +53798,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -242636,7 +53825,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -242664,7 +53852,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -242692,7 +53879,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -242720,7 +53906,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -242748,7 +53933,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -242776,7 +53960,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -242804,7 +53987,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -242831,7 +54013,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -242856,7 +54037,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -242886,7 +54066,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -242916,7 +54095,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -242946,7 +54124,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -242976,7 +54153,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -243006,7 +54182,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -243036,7 +54211,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -243066,7 +54240,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -243094,7 +54267,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -243122,7 +54294,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -243149,7 +54320,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -243173,7 +54343,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -243198,7 +54367,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -243226,7 +54394,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -243254,7 +54421,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -243282,7 +54448,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -243310,7 +54475,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -243338,7 +54502,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -243366,7 +54529,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -243394,7 +54556,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -243421,7 +54582,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -243445,7 +54605,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -243470,7 +54629,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -243500,7 +54658,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -243530,7 +54687,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -243560,7 +54716,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -243590,7 +54745,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -243620,7 +54774,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -243650,7 +54803,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -243680,7 +54832,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -243708,7 +54859,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -243736,7 +54886,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -243763,7 +54912,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -243787,7 +54935,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -243812,7 +54959,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -243840,7 +54986,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -243868,7 +55013,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -243896,7 +55040,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -243924,7 +55067,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -243952,7 +55094,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -243980,7 +55121,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -244008,7 +55148,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -244035,7 +55174,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -244059,7 +55197,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -244083,7 +55220,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -244109,7 +55245,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -244135,7 +55270,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -244159,7 +55293,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -244185,7 +55318,6 @@ "int8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -244209,7 +55341,6 @@ "int64_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -244233,7 +55364,6 @@ "int16_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -244257,7 +55387,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -244283,7 +55412,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -244309,7 +55437,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -244333,7 +55460,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -244359,7 +55485,6 @@ "int32_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -244384,7 +55509,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -244414,7 +55538,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -244444,7 +55567,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -244474,7 +55596,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -244504,7 +55625,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -244534,7 +55654,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -244564,7 +55683,6 @@ "uint64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -244594,7 +55712,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -244624,7 +55741,6 @@ "int8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -244652,7 +55768,6 @@ "uint8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -244680,7 +55795,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -244708,7 +55822,6 @@ "uint64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -244736,7 +55849,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -244764,7 +55876,6 @@ "uint16_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -244792,7 +55903,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -244822,7 +55932,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -244852,7 +55961,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -244882,7 +55990,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -244912,7 +56019,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -244942,7 +56048,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -244972,7 +56077,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -245002,7 +56106,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -245032,7 +56135,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -245060,7 +56162,6 @@ "uint32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -245090,7 +56191,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -245127,7 +56227,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -245164,7 +56263,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -245201,7 +56299,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -245237,7 +56334,6 @@ "int16_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -245269,7 +56365,6 @@ "int32_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -245301,7 +56396,6 @@ "int16x8_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -245333,7 +56427,6 @@ "int32x4_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -245366,7 +56459,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -245405,7 +56497,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -245444,7 +56535,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -245481,7 +56571,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -245517,7 +56606,6 @@ "int16_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -245551,7 +56639,6 @@ "int32_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -245585,7 +56672,6 @@ "int16x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -245619,7 +56705,6 @@ "int32x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -245654,7 +56739,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -245691,7 +56775,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -245727,7 +56810,6 @@ "int16_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -245760,7 +56842,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -245797,7 +56878,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -245833,7 +56913,6 @@ "int32_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -245866,7 +56945,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -245903,7 +56981,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -245940,7 +57017,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -245977,7 +57053,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -246013,7 +57088,6 @@ "int16_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -246045,7 +57119,6 @@ "int32_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -246077,7 +57150,6 @@ "int16x8_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -246109,7 +57181,6 @@ "int32x4_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -246142,7 +57213,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -246181,7 +57251,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -246220,7 +57289,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -246257,7 +57325,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -246293,7 +57360,6 @@ "int16_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -246327,7 +57393,6 @@ "int32_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -246361,7 +57426,6 @@ "int16x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -246395,7 +57459,6 @@ "int32x2_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -246430,7 +57493,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -246467,7 +57529,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -246503,7 +57564,6 @@ "int16_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -246536,7 +57596,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -246573,7 +57632,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -246609,7 +57667,6 @@ "int32_t c" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -246641,7 +57698,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -246676,7 +57732,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -246711,7 +57766,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -246744,7 +57798,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -246776,7 +57829,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -246806,7 +57858,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -246836,7 +57887,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -246866,7 +57916,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -246897,7 +57946,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -246930,7 +57978,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -246962,7 +58009,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -246991,7 +58037,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -247026,7 +58071,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -247061,7 +58105,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -247094,7 +58137,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -247126,7 +58168,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -247156,7 +58197,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -247186,7 +58226,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -247216,7 +58255,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -247247,7 +58285,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -247280,7 +58317,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -247312,7 +58348,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -247341,7 +58376,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -247374,7 +58408,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -247407,7 +58440,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -247440,7 +58472,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -247472,7 +58503,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -247500,7 +58530,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -247528,7 +58557,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -247556,7 +58584,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -247585,7 +58612,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -247620,7 +58646,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -247655,7 +58680,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -247688,7 +58712,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -247720,7 +58743,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -247750,7 +58772,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -247780,7 +58801,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -247810,7 +58830,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -247841,7 +58860,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -247874,7 +58892,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -247906,7 +58923,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -247935,7 +58951,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -247968,7 +58983,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -248000,7 +59014,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -248028,7 +59041,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -248056,7 +59068,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -248084,7 +59095,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -248112,7 +59122,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -248140,7 +59149,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -248168,7 +59176,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -248195,7 +59202,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -248221,7 +59227,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -248247,7 +59252,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -248273,7 +59277,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -248299,7 +59302,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -248325,7 +59327,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -248351,7 +59352,6 @@ "int64_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -248375,7 +59375,6 @@ "uint64_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -248399,7 +59398,6 @@ "int16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -248423,7 +59421,6 @@ "uint16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -248447,7 +59444,6 @@ "int32_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -248471,7 +59467,6 @@ "uint32_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -248496,7 +59491,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -248524,7 +59518,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -248552,7 +59545,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -248579,7 +59571,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -248605,7 +59596,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -248631,7 +59621,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -248657,7 +59646,6 @@ "int64_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -248681,7 +59669,6 @@ "int16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -248705,7 +59692,6 @@ "int32_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -248729,7 +59715,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -248755,7 +59740,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -248781,7 +59765,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -248805,7 +59788,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -248831,7 +59813,6 @@ "int8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -248855,7 +59836,6 @@ "int64_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -248879,7 +59859,6 @@ "int16_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -248903,7 +59882,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -248929,7 +59907,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -248955,7 +59932,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -248979,7 +59955,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -249005,7 +59980,6 @@ "int32_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -249032,7 +60006,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -249069,7 +60042,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -249106,7 +60078,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -249143,7 +60114,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -249179,7 +60149,6 @@ "int16x4_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -249211,7 +60180,6 @@ "int32x2_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -249244,7 +60212,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -249281,7 +60248,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -249317,7 +60283,6 @@ "int16_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -249350,7 +60315,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -249387,7 +60351,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -249424,7 +60387,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -249461,7 +60423,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -249497,7 +60458,6 @@ "int16x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -249529,7 +60489,6 @@ "int32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -249562,7 +60521,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -249599,7 +60557,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -249635,7 +60592,6 @@ "int32_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -249668,7 +60624,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -249705,7 +60660,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -249742,7 +60696,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -249779,7 +60732,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -249815,7 +60767,6 @@ "int16x4_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -249847,7 +60798,6 @@ "int32x2_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -249880,7 +60830,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -249917,7 +60866,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -249953,7 +60901,6 @@ "int16_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -249986,7 +60933,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -250023,7 +60969,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -250060,7 +61005,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -250097,7 +61041,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -250133,7 +61076,6 @@ "int16x8_t c" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -250165,7 +61107,6 @@ "int32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -250198,7 +61139,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -250235,7 +61175,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -250271,7 +61210,6 @@ "int32_t c" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -250303,7 +61241,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -250338,7 +61275,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -250373,7 +61309,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -250406,7 +61341,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -250438,7 +61372,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -250468,7 +61401,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -250498,7 +61430,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -250528,7 +61459,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -250559,7 +61489,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -250592,7 +61521,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -250624,7 +61552,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -250653,7 +61580,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -250688,7 +61614,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -250723,7 +61648,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -250756,7 +61680,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -250788,7 +61711,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -250818,7 +61740,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -250848,7 +61769,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -250878,7 +61798,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -250909,7 +61828,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -250942,7 +61860,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -250974,7 +61891,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -251002,7 +61918,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -251032,7 +61947,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -251062,7 +61976,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -251092,7 +62005,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -251122,7 +62034,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -251152,7 +62063,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -251182,7 +62092,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -251212,7 +62121,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -251242,7 +62150,6 @@ "int8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -251270,7 +62177,6 @@ "int8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -251298,7 +62204,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -251326,7 +62231,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -251354,7 +62258,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -251382,7 +62285,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -251410,7 +62312,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -251440,7 +62341,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -251470,7 +62370,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -251500,7 +62399,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -251530,7 +62428,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -251560,7 +62457,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -251590,7 +62486,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -251620,7 +62515,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -251650,7 +62544,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -251678,7 +62571,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -251707,7 +62599,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -251740,7 +62631,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -251773,7 +62663,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -251806,7 +62695,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -251839,7 +62727,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -251872,7 +62759,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -251904,7 +62790,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -251935,7 +62820,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -251966,7 +62850,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -251997,7 +62880,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -252028,7 +62910,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -252059,7 +62940,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -252090,7 +62970,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -252119,7 +62998,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -252148,7 +63026,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -252177,7 +63054,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -252206,7 +63082,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -252235,7 +63110,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -252265,7 +63139,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -252298,7 +63171,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -252331,7 +63203,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -252363,7 +63234,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -252394,7 +63264,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -252425,7 +63294,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -252456,7 +63324,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -252485,7 +63352,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -252514,7 +63380,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -252543,7 +63408,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -252574,7 +63438,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -252605,7 +63468,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -252636,7 +63498,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -252667,7 +63528,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -252698,7 +63558,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -252729,7 +63588,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -252760,7 +63618,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -252791,7 +63648,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -252821,7 +63677,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -252851,7 +63706,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -252881,7 +63735,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -252911,7 +63764,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -252941,7 +63793,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -252971,7 +63822,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -253001,7 +63851,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -253031,7 +63880,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -253060,7 +63908,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -253089,7 +63936,6 @@ "int8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -253117,7 +63963,6 @@ "int8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -253145,7 +63990,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -253174,7 +64018,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -253203,7 +64046,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -253231,7 +64073,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -253259,7 +64100,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -253288,7 +64128,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -253317,7 +64156,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -253345,7 +64183,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -253373,7 +64210,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -253404,7 +64240,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -253435,7 +64270,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -253466,7 +64300,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -253497,7 +64330,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -253528,7 +64360,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -253559,7 +64390,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -253590,7 +64420,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -253621,7 +64450,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -253651,7 +64479,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -253681,7 +64508,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -253711,7 +64537,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -253741,7 +64566,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -253771,7 +64595,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -253801,7 +64624,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -253831,7 +64653,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -253861,7 +64682,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -253890,7 +64710,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -253919,7 +64738,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -253947,7 +64765,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -253975,7 +64792,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -254006,7 +64822,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -254037,7 +64852,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -254068,7 +64882,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -254099,7 +64912,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -254128,7 +64940,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -254157,7 +64968,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -254186,7 +64996,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -254217,7 +65026,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -254248,7 +65056,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -254279,7 +65086,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -254310,7 +65116,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -254340,7 +65145,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -254373,7 +65177,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -254406,7 +65209,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -254439,7 +65241,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -254472,7 +65273,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -254505,7 +65305,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -254537,7 +65336,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -254568,7 +65366,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -254599,7 +65396,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -254630,7 +65426,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -254661,7 +65456,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -254692,7 +65486,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -254723,7 +65516,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -254752,7 +65544,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -254781,7 +65572,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -254810,7 +65600,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -254839,7 +65628,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -254868,7 +65656,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -254898,7 +65685,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -254931,7 +65717,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -254964,7 +65749,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -254996,7 +65780,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -255027,7 +65810,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -255058,7 +65840,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -255089,7 +65870,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -255118,7 +65898,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -255147,7 +65926,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -255176,7 +65954,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -255206,7 +65983,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -255236,7 +66012,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -255266,7 +66041,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -255296,7 +66070,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -255326,7 +66099,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -255356,7 +66128,6 @@ "uint64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -255386,7 +66157,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -255416,7 +66186,6 @@ "int8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -255444,7 +66213,6 @@ "uint8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -255472,7 +66240,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -255500,7 +66267,6 @@ "uint64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -255528,7 +66294,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -255556,7 +66321,6 @@ "uint16_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -255584,7 +66348,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -255614,7 +66377,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -255644,7 +66406,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -255674,7 +66435,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -255704,7 +66464,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -255734,7 +66493,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -255764,7 +66522,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -255794,7 +66551,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -255824,7 +66580,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -255852,7 +66607,6 @@ "uint32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -255880,7 +66634,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -255908,7 +66661,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -255936,7 +66688,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -255964,7 +66715,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -255992,7 +66742,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -256020,7 +66769,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -256048,7 +66796,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -256076,7 +66823,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -256104,7 +66850,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -256132,7 +66877,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -256160,7 +66904,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -256188,7 +66931,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -256216,7 +66958,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -256244,7 +66985,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -256272,7 +67012,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -256300,7 +67039,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -256328,7 +67066,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -256356,7 +67093,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -256384,7 +67120,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -256412,7 +67147,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -256440,7 +67174,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -256468,7 +67201,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -256496,7 +67228,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -256524,7 +67255,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -256553,7 +67283,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -256585,7 +67314,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -256617,7 +67345,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -256649,7 +67376,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -256681,7 +67407,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -256713,7 +67438,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -256745,7 +67469,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -256777,7 +67500,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -256809,7 +67531,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -256841,7 +67562,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -256873,7 +67593,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -256905,7 +67624,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -256937,7 +67655,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -256969,7 +67686,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -257001,7 +67717,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -257033,7 +67748,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -257065,7 +67779,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -257097,7 +67810,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -257129,7 +67841,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -257161,7 +67872,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -257193,7 +67903,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -257225,7 +67934,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -257257,7 +67965,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -257289,7 +67996,6 @@ "uint8x16_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -257321,7 +68027,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -257353,7 +68058,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -257385,7 +68089,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -257417,7 +68120,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -257449,7 +68151,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -257481,7 +68182,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -257512,7 +68212,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -257542,7 +68241,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -257572,7 +68270,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -257602,7 +68299,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -257632,7 +68328,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -257662,7 +68357,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -257692,7 +68386,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -257717,7 +68410,6 @@ "poly8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -257741,7 +68433,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -257765,7 +68456,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -257789,7 +68479,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -257813,7 +68502,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -257837,7 +68525,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -257861,7 +68548,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -257887,7 +68573,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -257911,7 +68596,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -257937,7 +68621,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -257961,7 +68644,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -257987,7 +68669,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -258011,7 +68692,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -258037,7 +68717,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -258062,7 +68741,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -258092,7 +68770,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -258120,7 +68797,6 @@ "float64_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -258148,7 +68824,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -258178,7 +68853,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -258206,7 +68880,6 @@ "float32_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -258233,7 +68906,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -258257,7 +68929,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -258281,7 +68952,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -258305,7 +68975,6 @@ "poly16x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -258331,7 +69000,6 @@ "poly8x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -258357,7 +69025,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -258383,7 +69050,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -258409,7 +69075,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -258435,7 +69100,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -258461,7 +69125,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -258487,7 +69150,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -258513,7 +69175,6 @@ "uint64x1_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -258539,7 +69200,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -258565,7 +69225,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -258589,7 +69248,6 @@ "poly16x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -258613,7 +69271,6 @@ "poly64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -258637,7 +69294,6 @@ "poly8x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -258661,7 +69317,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -258685,7 +69340,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -258709,7 +69363,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -258733,7 +69386,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -258757,7 +69409,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -258781,7 +69432,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -258805,7 +69455,6 @@ "uint64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -258829,7 +69478,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -258853,7 +69501,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -258879,7 +69526,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -258903,7 +69549,6 @@ "poly64x1_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -258928,7 +69573,6 @@ "poly8x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -258954,7 +69598,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -258980,7 +69623,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -259006,7 +69648,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -259032,7 +69673,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -259058,7 +69698,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -259084,7 +69723,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -259110,7 +69748,6 @@ "uint64x1_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -259136,7 +69773,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -259162,7 +69798,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -259187,7 +69822,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -259211,7 +69845,6 @@ "poly16x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -259236,7 +69869,6 @@ "poly8x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -259261,7 +69893,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -259286,7 +69917,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -259311,7 +69941,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -259336,7 +69965,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -259361,7 +69989,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -259386,7 +70013,6 @@ "uint64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -259411,7 +70037,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -259436,7 +70061,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -259462,7 +70086,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -259486,7 +70109,6 @@ "poly16x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -259512,7 +70134,6 @@ "poly64x1_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -259537,7 +70158,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -259563,7 +70183,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -259589,7 +70208,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -259615,7 +70233,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -259641,7 +70258,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -259667,7 +70283,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -259693,7 +70308,6 @@ "uint64x1_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -259719,7 +70333,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -259745,7 +70358,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -259771,7 +70383,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -259795,7 +70406,6 @@ "poly16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -259821,7 +70431,6 @@ "poly64x1_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -259846,7 +70455,6 @@ "poly8x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -259872,7 +70480,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -259898,7 +70505,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -259924,7 +70530,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -259950,7 +70555,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -259976,7 +70580,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -260002,7 +70605,6 @@ "uint64x1_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -260028,7 +70630,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -260054,7 +70655,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -260080,7 +70680,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -260104,7 +70703,6 @@ "poly16x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -260130,7 +70728,6 @@ "poly64x1_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -260155,7 +70752,6 @@ "poly8x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -260181,7 +70777,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -260207,7 +70802,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -260233,7 +70827,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -260259,7 +70852,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -260285,7 +70877,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -260311,7 +70902,6 @@ "uint64x1_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -260337,7 +70927,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -260363,7 +70952,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -260389,7 +70977,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -260413,7 +71000,6 @@ "poly16x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -260439,7 +71025,6 @@ "poly64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -260464,7 +71049,6 @@ "poly8x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -260490,7 +71074,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -260516,7 +71099,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -260542,7 +71124,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -260568,7 +71149,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -260594,7 +71174,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -260620,7 +71199,6 @@ "uint64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -260646,7 +71224,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -260672,7 +71249,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -260698,7 +71274,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -260722,7 +71297,6 @@ "poly16x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -260748,7 +71322,6 @@ "poly64x1_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -260773,7 +71346,6 @@ "poly8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -260799,7 +71371,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -260825,7 +71396,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -260851,7 +71421,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -260877,7 +71446,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -260903,7 +71471,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -260929,7 +71496,6 @@ "uint64x1_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -260955,7 +71521,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -260981,7 +71546,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -261007,7 +71571,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -261031,7 +71594,6 @@ "poly16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -261057,7 +71619,6 @@ "poly64x1_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -261082,7 +71643,6 @@ "poly8x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -261108,7 +71668,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -261134,7 +71693,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -261160,7 +71718,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -261186,7 +71743,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -261212,7 +71768,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -261238,7 +71793,6 @@ "uint64x1_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -261264,7 +71818,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -261290,7 +71843,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -261316,7 +71868,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -261340,7 +71891,6 @@ "poly16x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -261366,7 +71916,6 @@ "poly64x1_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -261391,7 +71940,6 @@ "poly8x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -261417,7 +71965,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -261443,7 +71990,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -261469,7 +72015,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -261495,7 +72040,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -261521,7 +72065,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -261547,7 +72090,6 @@ "uint64x1_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -261573,7 +72115,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -261599,7 +72140,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -261625,7 +72165,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -261649,7 +72188,6 @@ "poly16x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -261675,7 +72213,6 @@ "poly64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -261700,7 +72237,6 @@ "poly8x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -261726,7 +72262,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -261752,7 +72287,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -261778,7 +72312,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -261804,7 +72337,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -261830,7 +72362,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -261856,7 +72387,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -261882,7 +72412,6 @@ "uint8x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -261908,7 +72437,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -261934,7 +72462,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -261958,7 +72485,6 @@ "poly16x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -261984,7 +72510,6 @@ "poly64x1_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -262009,7 +72534,6 @@ "poly8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -262035,7 +72559,6 @@ "int16x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -262061,7 +72584,6 @@ "int32x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -262087,7 +72609,6 @@ "int64x1_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -262113,7 +72634,6 @@ "int8x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -262139,7 +72659,6 @@ "uint16x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -262165,7 +72684,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -262191,7 +72709,6 @@ "uint64x1_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -262217,7 +72734,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -262241,7 +72757,6 @@ "poly16x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -262267,7 +72782,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -262293,7 +72807,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -262319,7 +72832,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -262345,7 +72857,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -262371,7 +72882,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -262397,7 +72907,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -262423,7 +72932,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -262449,7 +72957,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -262475,7 +72982,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -262501,7 +73007,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -262525,7 +73030,6 @@ "poly128_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -262549,7 +73053,6 @@ "poly16x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -262573,7 +73076,6 @@ "poly64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -262597,7 +73099,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -262621,7 +73122,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -262645,7 +73145,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -262669,7 +73168,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -262693,7 +73191,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -262717,7 +73214,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -262741,7 +73237,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -262765,7 +73260,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -262791,7 +73285,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -262815,7 +73308,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "128", "value": "poly128_t" }, "Arguments_Preparation": { @@ -262840,7 +73332,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "128", "value": "poly128_t" }, "Arguments_Preparation": { @@ -262864,7 +73355,6 @@ "poly16x8_t a" ], "return_type": { - "element_bit_size": "128", "value": "poly128_t" }, "Arguments_Preparation": { @@ -262889,7 +73379,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "128", "value": "poly128_t" }, "Arguments_Preparation": { @@ -262914,7 +73403,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "128", "value": "poly128_t" }, "Arguments_Preparation": { @@ -262939,7 +73427,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "128", "value": "poly128_t" }, "Arguments_Preparation": { @@ -262964,7 +73451,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "128", "value": "poly128_t" }, "Arguments_Preparation": { @@ -262989,7 +73475,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "128", "value": "poly128_t" }, "Arguments_Preparation": { @@ -263014,7 +73499,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "128", "value": "poly128_t" }, "Arguments_Preparation": { @@ -263039,7 +73523,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "128", "value": "poly128_t" }, "Arguments_Preparation": { @@ -263064,7 +73547,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "128", "value": "poly128_t" }, "Arguments_Preparation": { @@ -263089,7 +73571,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "128", "value": "poly128_t" }, "Arguments_Preparation": { @@ -263114,7 +73595,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -263140,7 +73620,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -263164,7 +73643,6 @@ "poly128_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -263189,7 +73667,6 @@ "poly64x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -263214,7 +73691,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -263240,7 +73716,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -263266,7 +73741,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -263292,7 +73766,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -263318,7 +73791,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -263344,7 +73816,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -263370,7 +73841,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -263396,7 +73866,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -263422,7 +73891,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -263448,7 +73916,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -263473,7 +73940,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -263497,7 +73963,6 @@ "poly16x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -263522,7 +73987,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -263547,7 +74011,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -263572,7 +74035,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -263597,7 +74059,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -263622,7 +74083,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -263647,7 +74107,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -263672,7 +74131,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -263697,7 +74155,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -263722,7 +74179,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -263747,7 +74203,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -263773,7 +74228,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -263797,7 +74251,6 @@ "poly128_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -263822,7 +74275,6 @@ "poly16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -263848,7 +74300,6 @@ "poly64x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -263873,7 +74324,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -263899,7 +74349,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -263925,7 +74374,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -263951,7 +74399,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -263977,7 +74424,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -264003,7 +74449,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -264029,7 +74474,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -264055,7 +74499,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -264081,7 +74524,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -264107,7 +74549,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -264131,7 +74572,6 @@ "poly128_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -264156,7 +74596,6 @@ "poly16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -264182,7 +74621,6 @@ "poly64x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -264207,7 +74645,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -264233,7 +74670,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -264259,7 +74695,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -264285,7 +74720,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -264311,7 +74745,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -264337,7 +74770,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -264363,7 +74795,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -264389,7 +74820,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -264415,7 +74845,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -264441,7 +74870,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -264465,7 +74893,6 @@ "poly128_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -264490,7 +74917,6 @@ "poly16x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -264516,7 +74942,6 @@ "poly64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -264541,7 +74966,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -264567,7 +74991,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -264593,7 +75016,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -264619,7 +75041,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -264645,7 +75066,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -264671,7 +75091,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -264697,7 +75116,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -264723,7 +75141,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -264749,7 +75166,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -264775,7 +75191,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -264799,7 +75214,6 @@ "poly128_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -264824,7 +75238,6 @@ "poly16x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -264850,7 +75263,6 @@ "poly64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -264875,7 +75287,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -264901,7 +75312,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -264927,7 +75337,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -264953,7 +75362,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -264979,7 +75387,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -265005,7 +75412,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -265031,7 +75437,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -265057,7 +75462,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -265083,7 +75487,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -265109,7 +75512,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -265133,7 +75535,6 @@ "poly128_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -265158,7 +75559,6 @@ "poly16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -265184,7 +75584,6 @@ "poly64x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -265209,7 +75608,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -265235,7 +75633,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -265261,7 +75658,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -265287,7 +75683,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -265313,7 +75708,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -265339,7 +75733,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -265365,7 +75758,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -265391,7 +75783,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -265417,7 +75808,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -265443,7 +75833,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -265467,7 +75856,6 @@ "poly128_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -265492,7 +75880,6 @@ "poly16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -265518,7 +75905,6 @@ "poly64x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -265543,7 +75929,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -265569,7 +75954,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -265595,7 +75979,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -265621,7 +76004,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -265647,7 +76029,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -265673,7 +76054,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -265699,7 +76079,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -265725,7 +76104,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -265751,7 +76129,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -265777,7 +76154,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -265801,7 +76177,6 @@ "poly128_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -265826,7 +76201,6 @@ "poly16x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -265852,7 +76226,6 @@ "poly64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -265877,7 +76250,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -265903,7 +76275,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -265929,7 +76300,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -265955,7 +76325,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -265981,7 +76350,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -266007,7 +76375,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -266033,7 +76400,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -266059,7 +76425,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -266085,7 +76450,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -266111,7 +76475,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -266135,7 +76498,6 @@ "poly128_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -266160,7 +76522,6 @@ "poly16x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -266186,7 +76547,6 @@ "poly64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -266211,7 +76571,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -266237,7 +76596,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -266263,7 +76621,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -266289,7 +76646,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -266315,7 +76671,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -266341,7 +76696,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -266367,7 +76721,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -266393,7 +76746,6 @@ "uint8x16_t a" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -266419,7 +76771,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -266445,7 +76796,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -266469,7 +76819,6 @@ "poly128_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -266494,7 +76843,6 @@ "poly16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -266520,7 +76868,6 @@ "poly64x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -266545,7 +76892,6 @@ "poly8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -266571,7 +76917,6 @@ "int16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -266597,7 +76942,6 @@ "int32x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -266623,7 +76967,6 @@ "int64x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -266649,7 +76992,6 @@ "int8x16_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -266675,7 +77017,6 @@ "uint16x8_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -266701,7 +77042,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -266727,7 +77067,6 @@ "uint64x2_t a" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -266753,7 +77092,6 @@ "poly8x8_t vec" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -266779,7 +77117,6 @@ "int8x8_t vec" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -266805,7 +77142,6 @@ "uint8x8_t vec" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -266831,7 +77167,6 @@ "poly8x16_t vec" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -266857,7 +77192,6 @@ "int8x16_t vec" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -266883,7 +77217,6 @@ "uint8x16_t vec" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -266909,7 +77242,6 @@ "poly16x4_t vec" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -266935,7 +77267,6 @@ "poly8x8_t vec" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -266961,7 +77292,6 @@ "int16x4_t vec" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -266987,7 +77317,6 @@ "int8x8_t vec" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -267013,7 +77342,6 @@ "uint16x4_t vec" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -267039,7 +77367,6 @@ "uint8x8_t vec" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -267065,7 +77392,6 @@ "poly16x8_t vec" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -267091,7 +77417,6 @@ "poly8x16_t vec" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -267117,7 +77442,6 @@ "int16x8_t vec" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -267143,7 +77467,6 @@ "int8x16_t vec" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -267169,7 +77492,6 @@ "uint16x8_t vec" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -267195,7 +77517,6 @@ "uint8x16_t vec" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -267221,7 +77542,6 @@ "float32x2_t vec" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -267247,7 +77567,6 @@ "poly16x4_t vec" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -267273,7 +77592,6 @@ "poly8x8_t vec" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -267299,7 +77617,6 @@ "int16x4_t vec" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -267325,7 +77642,6 @@ "int32x2_t vec" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -267351,7 +77667,6 @@ "int8x8_t vec" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -267377,7 +77692,6 @@ "uint16x4_t vec" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -267403,7 +77717,6 @@ "uint32x2_t vec" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -267429,7 +77742,6 @@ "uint8x8_t vec" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -267455,7 +77767,6 @@ "float32x4_t vec" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -267481,7 +77792,6 @@ "poly16x8_t vec" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -267507,7 +77817,6 @@ "poly8x16_t vec" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -267533,7 +77842,6 @@ "int16x8_t vec" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -267559,7 +77867,6 @@ "int32x4_t vec" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -267585,7 +77892,6 @@ "int8x16_t vec" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -267611,7 +77917,6 @@ "uint16x8_t vec" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -267637,7 +77942,6 @@ "uint32x4_t vec" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -267663,7 +77967,6 @@ "uint8x16_t vec" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -267690,7 +77993,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -267720,7 +78022,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -267750,7 +78051,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -267780,7 +78080,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -267810,7 +78109,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -267840,7 +78138,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -267870,7 +78167,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -267900,7 +78196,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -267930,7 +78225,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -267960,7 +78254,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -267990,7 +78283,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -268020,7 +78312,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -268049,7 +78340,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -268073,7 +78363,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -268097,7 +78386,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -268121,7 +78409,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -268145,7 +78432,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -268169,7 +78455,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -268193,7 +78478,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -268217,7 +78501,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -268241,7 +78524,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -268265,7 +78547,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -268289,7 +78570,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -268313,7 +78593,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -268337,7 +78616,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -268361,7 +78639,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -268385,7 +78662,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -268409,7 +78685,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -268433,7 +78708,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -268458,7 +78732,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -268482,7 +78755,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -268507,7 +78779,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -268531,7 +78802,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -268556,7 +78826,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -268580,7 +78849,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -268605,7 +78873,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -268629,7 +78896,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -268654,7 +78920,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -268678,7 +78943,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -268703,7 +78967,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -268727,7 +78990,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -268752,7 +79014,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -268776,7 +79037,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -268801,7 +79061,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -268826,7 +79085,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -268851,7 +79109,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -268876,7 +79133,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -268901,7 +79157,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -268926,7 +79181,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -268950,7 +79204,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -268975,7 +79228,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -268999,7 +79251,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -269024,7 +79275,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -269048,7 +79298,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -269073,7 +79322,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -269097,7 +79345,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -269122,7 +79369,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -269147,7 +79393,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -269177,7 +79422,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -269207,7 +79451,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -269237,7 +79480,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -269267,7 +79509,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -269297,7 +79538,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -269327,7 +79567,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -269357,7 +79596,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -269387,7 +79625,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -269415,7 +79652,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -269443,7 +79679,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -269473,7 +79708,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -269503,7 +79737,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -269533,7 +79766,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -269563,7 +79795,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -269593,7 +79824,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -269623,7 +79853,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -269653,7 +79882,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -269683,7 +79911,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -269714,7 +79941,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -269745,7 +79971,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -269776,7 +80001,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -269807,7 +80031,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -269838,7 +80061,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -269869,7 +80091,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -269900,7 +80121,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -269931,7 +80151,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -269960,7 +80179,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -269990,7 +80208,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -270023,7 +80240,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -270056,7 +80272,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -270089,7 +80304,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -270122,7 +80336,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -270155,7 +80368,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -270187,7 +80399,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -270218,7 +80429,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -270249,7 +80459,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -270280,7 +80489,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -270311,7 +80519,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -270342,7 +80549,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -270373,7 +80579,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -270404,7 +80609,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -270435,7 +80639,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -270466,7 +80669,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -270497,7 +80699,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -270528,7 +80729,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -270559,7 +80759,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -270590,7 +80789,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -270620,7 +80818,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -270646,7 +80843,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -270670,7 +80866,6 @@ "uint32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -270696,7 +80891,6 @@ "float64_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -270720,7 +80914,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -270746,7 +80939,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -270770,7 +80962,6 @@ "uint32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -270796,7 +80987,6 @@ "float32_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -270821,7 +81011,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -270851,7 +81040,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -270879,7 +81067,6 @@ "float64_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64_t" }, "Arguments_Preparation": { @@ -270907,7 +81094,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -270937,7 +81123,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -270965,7 +81150,6 @@ "float32_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32_t" }, "Arguments_Preparation": { @@ -270994,7 +81178,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -271029,7 +81212,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -271064,7 +81246,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -271099,7 +81280,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -271134,7 +81314,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -271169,7 +81348,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -271204,7 +81382,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -271239,7 +81416,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -271274,7 +81450,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -271307,7 +81482,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -271340,7 +81514,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -271375,7 +81548,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -271410,7 +81582,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -271445,7 +81616,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -271480,7 +81650,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -271515,7 +81684,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -271550,7 +81718,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -271585,7 +81752,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -271620,7 +81786,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -271652,7 +81817,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -271684,7 +81848,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -271716,7 +81879,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -271748,7 +81910,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -271780,7 +81941,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -271811,7 +81971,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -271841,7 +82000,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -271871,7 +82029,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -271901,7 +82058,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -271931,7 +82087,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -271961,7 +82116,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -271992,7 +82146,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -272027,7 +82180,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -272060,7 +82212,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -272095,7 +82246,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -272129,7 +82279,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -272164,7 +82313,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -272199,7 +82347,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -272234,7 +82381,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -272269,7 +82415,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -272304,7 +82449,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -272339,7 +82483,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -272374,7 +82517,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -272409,7 +82551,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -272444,7 +82585,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -272479,7 +82619,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -272512,7 +82651,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -272547,7 +82685,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -272581,7 +82718,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -272616,7 +82752,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -272651,7 +82786,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -272686,7 +82820,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -272721,7 +82854,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -272756,7 +82888,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -272791,7 +82922,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -272826,7 +82956,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -272861,7 +82990,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -272896,7 +83024,6 @@ "uint32x4_t wk" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -272927,7 +83054,6 @@ "uint32_t hash_e" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -272954,7 +83080,6 @@ "uint32x4_t wk" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -272987,7 +83112,6 @@ "uint32x4_t wk" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -273020,7 +83144,6 @@ "uint32x4_t w8_11" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -273052,7 +83175,6 @@ "uint32x4_t w12_15" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -273082,7 +83204,6 @@ "uint32x4_t wk" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -273115,7 +83236,6 @@ "uint32x4_t wk" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -273147,7 +83267,6 @@ "uint32x4_t w4_7" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -273177,7 +83296,6 @@ "uint32x4_t w12_15" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -273210,7 +83328,6 @@ "uint64x2_t hash_ab" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -273240,7 +83357,6 @@ "uint64x2_t kwh_kwh2" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -273269,7 +83385,6 @@ "uint64x2_t w2_" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -273298,7 +83413,6 @@ "uint64x2_t w9_10" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -273327,7 +83441,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -273358,7 +83471,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -273389,7 +83501,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -273420,7 +83531,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -273451,7 +83561,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -273482,7 +83591,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -273513,7 +83621,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -273544,7 +83651,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -273575,7 +83681,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -273605,7 +83710,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -273635,7 +83739,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -273665,7 +83768,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -273695,7 +83797,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -273725,7 +83826,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -273755,7 +83855,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -273785,7 +83884,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -273815,7 +83913,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -273844,7 +83941,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -273873,7 +83969,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -273901,7 +83996,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -273929,7 +84023,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -273938,7 +84031,7 @@ }, "n": { "minimum": 0, - "maximum": 16 + "maximum": 15 } }, "Architectures": [ @@ -273958,7 +84051,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -273967,7 +84059,7 @@ }, "n": { "minimum": 0, - "maximum": 32 + "maximum": 31 } }, "Architectures": [ @@ -273987,7 +84079,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -273996,7 +84087,7 @@ }, "n": { "minimum": 0, - "maximum": 8 + "maximum": 7 } }, "Architectures": [ @@ -274016,7 +84107,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -274025,7 +84115,7 @@ }, "n": { "minimum": 0, - "maximum": 16 + "maximum": 15 } }, "Architectures": [ @@ -274045,7 +84135,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -274054,7 +84143,7 @@ }, "n": { "minimum": 0, - "maximum": 32 + "maximum": 31 } }, "Architectures": [ @@ -274074,7 +84163,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -274083,7 +84171,7 @@ }, "n": { "minimum": 0, - "maximum": 8 + "maximum": 7 } }, "Architectures": [ @@ -274103,7 +84191,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -274112,7 +84199,7 @@ }, "n": { "minimum": 0, - "maximum": 16 + "maximum": 15 } }, "Architectures": [ @@ -274134,7 +84221,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -274143,7 +84229,7 @@ }, "n": { "minimum": 0, - "maximum": 32 + "maximum": 31 } }, "Architectures": [ @@ -274165,7 +84251,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -274174,7 +84259,7 @@ }, "n": { "minimum": 0, - "maximum": 8 + "maximum": 7 } }, "Architectures": [ @@ -274196,7 +84281,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -274205,7 +84289,7 @@ }, "n": { "minimum": 0, - "maximum": 16 + "maximum": 15 } }, "Architectures": [ @@ -274227,7 +84311,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -274236,7 +84319,7 @@ }, "n": { "minimum": 0, - "maximum": 32 + "maximum": 31 } }, "Architectures": [ @@ -274258,7 +84341,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -274267,7 +84349,7 @@ }, "n": { "minimum": 0, - "maximum": 8 + "maximum": 7 } }, "Architectures": [ @@ -274289,7 +84371,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -274320,7 +84401,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -274351,7 +84431,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -274382,7 +84461,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -274413,7 +84491,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -274444,7 +84521,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -274475,7 +84551,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -274506,7 +84581,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -274537,7 +84611,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -274567,7 +84640,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -274597,7 +84669,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -274627,7 +84698,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -274657,7 +84727,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -274687,7 +84756,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -274717,7 +84785,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -274747,7 +84814,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -274777,7 +84843,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -274808,7 +84873,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -274839,7 +84903,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -274870,7 +84933,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -274901,7 +84963,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -274932,7 +84993,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -274963,7 +85023,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -274994,7 +85053,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -275025,7 +85083,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -275054,7 +85111,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -275084,7 +85140,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -275117,7 +85172,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -275150,7 +85204,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -275183,7 +85236,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -275216,7 +85268,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -275249,7 +85300,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -275281,7 +85331,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -275312,7 +85361,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -275343,7 +85391,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -275374,7 +85421,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -275405,7 +85451,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -275436,7 +85481,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -275467,7 +85511,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -275498,7 +85541,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -275529,7 +85571,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -275560,7 +85601,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -275591,7 +85631,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -275622,7 +85661,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -275653,7 +85691,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -275684,7 +85721,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -275716,7 +85752,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -275751,7 +85786,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -275785,7 +85819,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -275820,7 +85853,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -275855,7 +85887,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -275890,7 +85921,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -275925,7 +85955,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -275960,7 +85989,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -275995,7 +86023,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -276030,7 +86057,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -276065,7 +86091,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -276100,7 +86125,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -276133,7 +86157,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -276166,7 +86189,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -276201,7 +86223,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -276235,7 +86256,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -276270,7 +86290,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -276305,7 +86324,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -276340,7 +86358,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -276375,7 +86392,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -276410,7 +86426,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -276445,7 +86460,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -276480,7 +86494,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -276515,7 +86528,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -276550,7 +86562,6 @@ "uint32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -276578,7 +86589,6 @@ "uint32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -276606,7 +86616,6 @@ "uint32x4_t c" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -276635,7 +86644,6 @@ "const int imm2" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -276668,7 +86676,6 @@ "const int imm2" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -276701,7 +86708,6 @@ "const int imm2" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -276734,7 +86740,6 @@ "const int imm2" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -276765,7 +86770,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -276791,7 +86795,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -276817,7 +86820,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -276845,7 +86847,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -276873,7 +86874,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -276901,7 +86901,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -276929,7 +86928,6 @@ "int8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8_t" }, "Arguments_Preparation": { @@ -276957,7 +86955,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -276985,7 +86982,6 @@ "int16_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16_t" }, "Arguments_Preparation": { @@ -277013,7 +87009,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -277041,7 +87036,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -277069,7 +87063,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -277097,7 +87090,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -277125,7 +87117,6 @@ "int32_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32_t" }, "Arguments_Preparation": { @@ -277152,7 +87143,6 @@ "float32x2_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -277176,7 +87166,6 @@ "float64x1_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -277200,7 +87189,6 @@ "float32x4_t a" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -277224,7 +87212,6 @@ "float64x2_t a" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -277250,7 +87237,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -277285,7 +87271,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -277320,7 +87305,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -277355,7 +87339,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -277390,7 +87373,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -277425,7 +87407,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -277460,7 +87441,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -277495,7 +87475,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -277530,7 +87509,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -277563,7 +87541,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -277596,7 +87573,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -277631,7 +87607,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -277666,7 +87641,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -277701,7 +87675,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -277736,7 +87709,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -277771,7 +87743,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -277806,7 +87777,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -277841,7 +87811,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -277876,7 +87845,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -277911,7 +87879,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "poly64x1_t" }, "Arguments_Preparation": { @@ -277945,7 +87912,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -277980,7 +87946,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -278015,7 +87980,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -278050,7 +88014,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -278085,7 +88048,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -278120,7 +88082,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -278155,7 +88116,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -278190,7 +88150,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -278225,7 +88184,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -278260,7 +88218,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -278293,7 +88250,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -278326,7 +88282,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -278361,7 +88316,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -278395,7 +88349,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -278430,7 +88383,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -278465,7 +88417,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -278500,7 +88451,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -278535,7 +88485,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -278570,7 +88519,6 @@ "const int n" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -278605,7 +88553,6 @@ "const int n" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -278640,7 +88587,6 @@ "const int n" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -278675,7 +88621,6 @@ "const int n" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -278709,7 +88654,6 @@ "float32x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -278739,7 +88683,6 @@ "float32x2x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -278769,7 +88712,6 @@ "float32x2x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -278799,7 +88741,6 @@ "float32x2x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -278829,7 +88770,6 @@ "float64x1_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -278857,7 +88797,6 @@ "float64x1x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -278885,7 +88824,6 @@ "float64x1x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -278913,7 +88851,6 @@ "float64x1x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -278942,7 +88879,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -278977,7 +88913,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279010,7 +88945,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279045,7 +88979,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279079,7 +89012,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279114,7 +89046,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279149,7 +89080,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279184,7 +89114,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279219,7 +89148,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279254,7 +89182,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279289,7 +89216,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279324,7 +89250,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279359,7 +89284,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279393,7 +89317,6 @@ "poly16x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279423,7 +89346,6 @@ "poly16x4x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279453,7 +89375,6 @@ "poly16x4x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279483,7 +89404,6 @@ "poly16x4x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279513,7 +89433,6 @@ "poly64x1_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279542,7 +89461,6 @@ "poly64x1x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279571,7 +89489,6 @@ "poly64x1x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279600,7 +89517,6 @@ "poly64x1x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279629,7 +89545,6 @@ "poly8x8_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279659,7 +89574,6 @@ "poly8x8x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279689,7 +89603,6 @@ "poly8x8x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279719,7 +89632,6 @@ "poly8x8x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279749,7 +89661,6 @@ "int16x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279779,7 +89690,6 @@ "int16x4x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279809,7 +89719,6 @@ "int16x4x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279839,7 +89748,6 @@ "int16x4x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279869,7 +89777,6 @@ "int32x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279899,7 +89806,6 @@ "int32x2x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279929,7 +89835,6 @@ "int32x2x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279959,7 +89864,6 @@ "int32x2x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -279989,7 +89893,6 @@ "int64x1_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280019,7 +89922,6 @@ "int64x1x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280049,7 +89951,6 @@ "int64x1x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280079,7 +89980,6 @@ "int64x1x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280109,7 +90009,6 @@ "int8x8_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280139,7 +90038,6 @@ "int8x8x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280169,7 +90067,6 @@ "int8x8x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280199,7 +90096,6 @@ "int8x8x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280229,7 +90125,6 @@ "uint16x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280259,7 +90154,6 @@ "uint16x4x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280289,7 +90183,6 @@ "uint16x4x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280319,7 +90212,6 @@ "uint16x4x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280349,7 +90241,6 @@ "uint32x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280379,7 +90270,6 @@ "uint32x2x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280409,7 +90299,6 @@ "uint32x2x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280439,7 +90328,6 @@ "uint32x2x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280469,7 +90357,6 @@ "uint64x1_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280499,7 +90386,6 @@ "uint64x1x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280529,7 +90415,6 @@ "uint64x1x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280559,7 +90444,6 @@ "uint64x1x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280589,7 +90473,6 @@ "uint8x8_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280619,7 +90502,6 @@ "uint8x8x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280649,7 +90531,6 @@ "uint8x8x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280679,7 +90560,6 @@ "uint8x8x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280709,7 +90589,6 @@ "float32x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280739,7 +90618,6 @@ "float32x4x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280769,7 +90647,6 @@ "float32x4x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280799,7 +90676,6 @@ "float32x4x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280829,7 +90705,6 @@ "float64x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280857,7 +90732,6 @@ "float64x2x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280885,7 +90759,6 @@ "float64x2x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280913,7 +90786,6 @@ "float64x2x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280942,7 +90814,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -280977,7 +90848,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281010,7 +90880,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281045,7 +90914,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281079,7 +90947,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281114,7 +90981,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281149,7 +91015,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281184,7 +91049,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281219,7 +91083,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281254,7 +91117,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281289,7 +91151,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281324,7 +91185,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281359,7 +91219,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281393,7 +91252,6 @@ "poly16x8_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281423,7 +91281,6 @@ "poly16x8x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281453,7 +91310,6 @@ "poly16x8x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281483,7 +91339,6 @@ "poly16x8x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281513,7 +91368,6 @@ "poly64x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281542,7 +91396,6 @@ "poly64x2x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281571,7 +91424,6 @@ "poly64x2x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281601,7 +91453,6 @@ "poly64x2x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281630,7 +91481,6 @@ "poly8x16_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281660,7 +91510,6 @@ "poly8x16x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281690,7 +91539,6 @@ "poly8x16x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281720,7 +91568,6 @@ "poly8x16x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281750,7 +91597,6 @@ "int16x8_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281780,7 +91626,6 @@ "int16x8x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281810,7 +91655,6 @@ "int16x8x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281840,7 +91684,6 @@ "int16x8x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281870,7 +91713,6 @@ "int32x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281900,7 +91742,6 @@ "int32x4x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281930,7 +91771,6 @@ "int32x4x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281960,7 +91800,6 @@ "int32x4x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -281990,7 +91829,6 @@ "int64x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282020,7 +91858,6 @@ "int64x2x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282050,7 +91887,6 @@ "int64x2x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282080,7 +91916,6 @@ "int64x2x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282110,7 +91945,6 @@ "int8x16_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282140,7 +91974,6 @@ "int8x16x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282170,7 +92003,6 @@ "int8x16x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282200,7 +92032,6 @@ "int8x16x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282230,7 +92061,6 @@ "uint16x8_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282260,7 +92090,6 @@ "uint16x8x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282290,7 +92119,6 @@ "uint16x8x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282320,7 +92148,6 @@ "uint16x8x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282350,7 +92177,6 @@ "uint32x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282380,7 +92206,6 @@ "uint32x4x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282410,7 +92235,6 @@ "uint32x4x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282440,7 +92264,6 @@ "uint32x4x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282470,7 +92293,6 @@ "uint64x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282500,7 +92322,6 @@ "uint64x2x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282530,7 +92351,6 @@ "uint64x2x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282560,7 +92380,6 @@ "uint64x2x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282590,7 +92409,6 @@ "uint8x16_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282620,7 +92438,6 @@ "uint8x16x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282650,7 +92467,6 @@ "uint8x16x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282680,7 +92496,6 @@ "uint8x16x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282710,7 +92525,6 @@ "float32x2x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282740,7 +92554,6 @@ "float64x1x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282769,7 +92582,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282804,7 +92616,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282837,7 +92648,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282872,7 +92682,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282905,7 +92714,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282940,7 +92748,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -282975,7 +92782,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283010,7 +92816,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283043,7 +92848,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283078,7 +92882,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283113,7 +92916,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283148,7 +92950,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283181,7 +92982,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283215,7 +93015,6 @@ "poly16x4x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283245,7 +93044,6 @@ "poly64x1x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283274,7 +93072,6 @@ "poly8x8x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283304,7 +93101,6 @@ "int16x4x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283334,7 +93130,6 @@ "int32x2x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283364,7 +93159,6 @@ "int64x1x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283394,7 +93188,6 @@ "int8x8x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283424,7 +93217,6 @@ "uint16x4x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283454,7 +93246,6 @@ "uint32x2x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283484,7 +93275,6 @@ "uint64x1x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283514,7 +93304,6 @@ "uint8x8x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283544,7 +93333,6 @@ "float32x4x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283574,7 +93362,6 @@ "float64x2x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283603,7 +93390,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283638,7 +93424,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283671,7 +93456,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283706,7 +93490,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283739,7 +93522,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283772,7 +93554,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283807,7 +93588,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283842,7 +93622,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283875,7 +93654,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283908,7 +93686,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283943,7 +93720,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -283978,7 +93754,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284011,7 +93786,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284043,7 +93817,6 @@ "poly16x8x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284073,7 +93846,6 @@ "poly64x2x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284101,7 +93873,6 @@ "poly8x16x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284131,7 +93902,6 @@ "int16x8x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284161,7 +93931,6 @@ "int32x4x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284191,7 +93960,6 @@ "int64x2x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284219,7 +93987,6 @@ "int8x16x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284249,7 +94016,6 @@ "uint16x8x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284279,7 +94045,6 @@ "uint32x4x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284309,7 +94074,6 @@ "uint64x2x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284337,7 +94101,6 @@ "uint8x16x2_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284367,7 +94130,6 @@ "float32x2x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284397,7 +94159,6 @@ "float64x1x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284426,7 +94187,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284461,7 +94221,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284494,7 +94253,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284529,7 +94287,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284562,7 +94319,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284597,7 +94353,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284632,7 +94387,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284667,7 +94421,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284700,7 +94453,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284735,7 +94487,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284770,7 +94521,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284805,7 +94555,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284838,7 +94587,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284872,7 +94620,6 @@ "poly16x4x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284902,7 +94649,6 @@ "poly64x1x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284931,7 +94677,6 @@ "poly8x8x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284961,7 +94706,6 @@ "int16x4x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -284991,7 +94735,6 @@ "int32x2x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285021,7 +94764,6 @@ "int64x1x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285051,7 +94793,6 @@ "int8x8x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285081,7 +94822,6 @@ "uint16x4x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285111,7 +94851,6 @@ "uint32x2x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285141,7 +94880,6 @@ "uint64x1x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285171,7 +94909,6 @@ "uint8x8x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285201,7 +94938,6 @@ "float32x4x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285231,7 +94967,6 @@ "float64x2x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285260,7 +94995,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285295,7 +95029,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285328,7 +95061,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285363,7 +95095,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285396,7 +95127,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285431,7 +95161,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285466,7 +95195,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285501,7 +95229,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285534,7 +95261,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285569,7 +95295,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285604,7 +95329,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285639,7 +95363,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285672,7 +95395,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285706,7 +95428,6 @@ "poly16x8x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285736,7 +95457,6 @@ "poly64x2x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285764,7 +95484,6 @@ "poly8x16x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285794,7 +95513,6 @@ "int16x8x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285824,7 +95542,6 @@ "int32x4x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285854,7 +95571,6 @@ "int64x2x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285882,7 +95598,6 @@ "int8x16x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285912,7 +95627,6 @@ "uint16x8x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285942,7 +95656,6 @@ "uint32x4x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -285972,7 +95685,6 @@ "uint64x2x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286000,7 +95712,6 @@ "uint8x16x3_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286030,7 +95741,6 @@ "float32x2x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286060,7 +95770,6 @@ "float64x1x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286089,7 +95798,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286124,7 +95832,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286157,7 +95864,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286192,7 +95898,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286225,7 +95930,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286260,7 +95964,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286295,7 +95998,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286330,7 +96032,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286363,7 +96064,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286398,7 +96098,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286433,7 +96132,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286468,7 +96166,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286501,7 +96198,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286535,7 +96231,6 @@ "poly16x4x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286565,7 +96260,6 @@ "poly64x1x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286594,7 +96288,6 @@ "poly8x8x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286624,7 +96317,6 @@ "int16x4x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286654,7 +96346,6 @@ "int32x2x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286684,7 +96375,6 @@ "int64x1x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286714,7 +96404,6 @@ "int8x8x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286744,7 +96433,6 @@ "uint16x4x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286774,7 +96462,6 @@ "uint32x2x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286804,7 +96491,6 @@ "uint64x1x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286834,7 +96520,6 @@ "uint8x8x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286864,7 +96549,6 @@ "float32x4x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286894,7 +96578,6 @@ "float64x2x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286923,7 +96606,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286958,7 +96640,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -286991,7 +96672,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287026,7 +96706,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287059,7 +96738,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287092,7 +96770,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287127,7 +96804,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287162,7 +96838,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287195,7 +96870,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287228,7 +96902,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287263,7 +96936,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287298,7 +96970,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287331,7 +97002,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287363,7 +97033,6 @@ "poly16x8x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287393,7 +97062,6 @@ "poly64x2x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287421,7 +97089,6 @@ "poly8x16x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287451,7 +97118,6 @@ "int16x8x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287481,7 +97147,6 @@ "int32x4x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287511,7 +97176,6 @@ "int64x2x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287539,7 +97203,6 @@ "int8x16x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287569,7 +97232,6 @@ "uint16x8x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287599,7 +97261,6 @@ "uint32x4x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287629,7 +97290,6 @@ "uint64x2x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287657,7 +97317,6 @@ "uint8x16x4_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287687,7 +97346,6 @@ "poly128_t val" ], "return_type": { - "element_bit_size": "0", "value": "void" }, "Arguments_Preparation": { @@ -287716,7 +97374,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -287746,7 +97403,6 @@ "float64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x1_t" }, "Arguments_Preparation": { @@ -287774,7 +97430,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -287804,7 +97459,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -287834,7 +97488,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -287864,7 +97517,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -287894,7 +97546,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -287924,7 +97575,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -287954,7 +97604,6 @@ "uint64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -287984,7 +97633,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -288014,7 +97662,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -288042,7 +97689,6 @@ "uint64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -288071,7 +97717,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -288103,7 +97748,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -288135,7 +97779,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -288167,7 +97810,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -288199,7 +97841,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -288231,7 +97872,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -288262,7 +97902,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -288292,7 +97931,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -288322,7 +97960,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -288352,7 +97989,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -288382,7 +98018,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -288412,7 +98047,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -288442,7 +98076,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -288470,7 +98103,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -288498,7 +98130,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -288526,7 +98157,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -288554,7 +98184,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -288582,7 +98211,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -288610,7 +98238,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -288640,7 +98267,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -288670,7 +98296,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -288700,7 +98325,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -288730,7 +98354,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -288760,7 +98383,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -288790,7 +98412,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -288820,7 +98441,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -288848,7 +98468,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -288878,7 +98497,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -288908,7 +98526,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -288938,7 +98555,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -288968,7 +98584,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -288998,7 +98613,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -289028,7 +98642,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -289058,7 +98671,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -289088,7 +98700,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -289116,7 +98727,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -289144,7 +98754,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -289172,7 +98781,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -289200,7 +98808,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -289228,7 +98835,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -289256,7 +98862,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -289286,7 +98891,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -289316,7 +98920,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -289346,7 +98949,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -289376,7 +98978,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -289406,7 +99007,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -289438,7 +99038,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -289476,7 +99075,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -289513,7 +99111,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -289551,7 +99148,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -289586,7 +99182,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -289614,7 +99209,6 @@ "int8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -289642,7 +99236,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -289670,7 +99263,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -289698,7 +99290,6 @@ "int8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -289726,7 +99317,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -289754,7 +99344,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -289782,7 +99371,6 @@ "int8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -289810,7 +99398,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -289838,7 +99425,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -289866,7 +99452,6 @@ "int8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -289894,7 +99479,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -289923,7 +99507,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -289956,7 +99539,6 @@ "int8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -289989,7 +99571,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -290022,7 +99603,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -290052,7 +99632,6 @@ "int8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -290082,7 +99661,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -290112,7 +99690,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -290145,7 +99722,6 @@ "int8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -290178,7 +99754,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -290211,7 +99786,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -290241,7 +99815,6 @@ "int8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -290271,7 +99844,6 @@ "uint8x8_t idx" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -290300,7 +99872,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -290328,7 +99899,6 @@ "poly16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -290356,7 +99926,6 @@ "poly8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -290384,7 +99953,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -290412,7 +99980,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -290440,7 +100007,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -290468,7 +100034,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -290496,7 +100061,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -290524,7 +100088,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -290552,7 +100115,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -290580,7 +100142,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -290608,7 +100169,6 @@ "poly16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -290636,7 +100196,6 @@ "poly64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -290664,7 +100223,6 @@ "poly8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -290692,7 +100250,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -290720,7 +100277,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -290748,7 +100304,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -290776,7 +100331,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -290804,7 +100358,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -290832,7 +100385,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -290860,7 +100412,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -290888,7 +100439,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -290916,7 +100466,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -290944,7 +100493,6 @@ "poly16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -290972,7 +100520,6 @@ "poly8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -291000,7 +100547,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -291028,7 +100574,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -291056,7 +100601,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -291084,7 +100628,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -291112,7 +100655,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -291140,7 +100682,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -291168,7 +100709,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -291196,7 +100736,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -291224,7 +100763,6 @@ "poly16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -291252,7 +100790,6 @@ "poly64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -291280,7 +100817,6 @@ "poly8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -291308,7 +100844,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -291336,7 +100871,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -291364,7 +100898,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -291392,7 +100925,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -291420,7 +100952,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -291448,7 +100979,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -291476,7 +101006,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -291504,7 +101033,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -291532,7 +101060,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2x2_t" }, "Arguments_Preparation": { @@ -291563,7 +101090,6 @@ "poly16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4x2_t" }, "Arguments_Preparation": { @@ -291594,7 +101120,6 @@ "poly8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8x2_t" }, "Arguments_Preparation": { @@ -291625,7 +101150,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4x2_t" }, "Arguments_Preparation": { @@ -291656,7 +101180,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2x2_t" }, "Arguments_Preparation": { @@ -291687,7 +101210,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8x2_t" }, "Arguments_Preparation": { @@ -291718,7 +101240,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4x2_t" }, "Arguments_Preparation": { @@ -291749,7 +101270,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2x2_t" }, "Arguments_Preparation": { @@ -291780,7 +101300,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8x2_t" }, "Arguments_Preparation": { @@ -291811,7 +101330,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4x2_t" }, "Arguments_Preparation": { @@ -291842,7 +101360,6 @@ "poly16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8x2_t" }, "Arguments_Preparation": { @@ -291873,7 +101390,6 @@ "poly8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16x2_t" }, "Arguments_Preparation": { @@ -291904,7 +101420,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8x2_t" }, "Arguments_Preparation": { @@ -291935,7 +101450,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4x2_t" }, "Arguments_Preparation": { @@ -291966,7 +101480,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16x2_t" }, "Arguments_Preparation": { @@ -291997,7 +101510,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8x2_t" }, "Arguments_Preparation": { @@ -292028,7 +101540,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4x2_t" }, "Arguments_Preparation": { @@ -292059,7 +101570,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16x2_t" }, "Arguments_Preparation": { @@ -292090,7 +101600,6 @@ "poly64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -292119,7 +101628,6 @@ "poly8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -292149,7 +101657,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -292179,7 +101686,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -292209,7 +101715,6 @@ "int64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -292237,7 +101742,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -292267,7 +101771,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -292297,7 +101800,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -292327,7 +101829,6 @@ "uint64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x1_t" }, "Arguments_Preparation": { @@ -292355,7 +101856,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -292385,7 +101885,6 @@ "int64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -292413,7 +101912,6 @@ "uint64_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64_t" }, "Arguments_Preparation": { @@ -292441,7 +101939,6 @@ "poly64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -292470,7 +101967,6 @@ "poly8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -292500,7 +101996,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -292530,7 +102025,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -292560,7 +102054,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -292588,7 +102081,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -292618,7 +102110,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -292648,7 +102139,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -292678,7 +102168,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -292706,7 +102195,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -292736,7 +102224,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -292764,7 +102251,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -292792,7 +102278,6 @@ "uint64x1_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x1_t" }, "Arguments_Preparation": { @@ -292820,7 +102305,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -292848,7 +102332,6 @@ "uint8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8_t" }, "Arguments_Preparation": { @@ -292876,7 +102359,6 @@ "uint64_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64_t" }, "Arguments_Preparation": { @@ -292904,7 +102386,6 @@ "uint16_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16_t" }, "Arguments_Preparation": { @@ -292932,7 +102413,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -292960,7 +102440,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -292988,7 +102467,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -293016,7 +102494,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -293044,7 +102521,6 @@ "uint32_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32_t" }, "Arguments_Preparation": { @@ -293074,7 +102550,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -293112,7 +102587,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -293148,7 +102622,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -293182,7 +102655,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -293220,7 +102692,6 @@ "const int lane" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -293256,7 +102727,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -293288,7 +102758,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -293320,7 +102789,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -293348,7 +102816,6 @@ "poly16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -293376,7 +102843,6 @@ "poly8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -293404,7 +102870,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -293432,7 +102897,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -293460,7 +102924,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -293488,7 +102951,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -293516,7 +102978,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -293544,7 +103005,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -293572,7 +103032,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -293600,7 +103059,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -293628,7 +103086,6 @@ "poly16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -293656,7 +103113,6 @@ "poly64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -293684,7 +103140,6 @@ "poly8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -293712,7 +103167,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -293740,7 +103194,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -293768,7 +103221,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -293796,7 +103248,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -293824,7 +103275,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -293852,7 +103302,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -293880,7 +103329,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -293908,7 +103356,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -293936,7 +103383,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -293964,7 +103410,6 @@ "poly16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -293992,7 +103437,6 @@ "poly8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -294020,7 +103464,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -294048,7 +103491,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -294076,7 +103518,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -294104,7 +103545,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -294132,7 +103572,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -294160,7 +103599,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -294188,7 +103626,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -294216,7 +103653,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -294244,7 +103680,6 @@ "poly16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -294272,7 +103707,6 @@ "poly64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -294300,7 +103734,6 @@ "poly8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -294328,7 +103761,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -294356,7 +103788,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -294384,7 +103815,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -294412,7 +103842,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -294440,7 +103869,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -294468,7 +103896,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -294496,7 +103923,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -294524,7 +103950,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -294552,7 +103977,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2x2_t" }, "Arguments_Preparation": { @@ -294583,7 +104007,6 @@ "poly16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4x2_t" }, "Arguments_Preparation": { @@ -294614,7 +104037,6 @@ "poly8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8x2_t" }, "Arguments_Preparation": { @@ -294645,7 +104067,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4x2_t" }, "Arguments_Preparation": { @@ -294676,7 +104097,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2x2_t" }, "Arguments_Preparation": { @@ -294707,7 +104127,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8x2_t" }, "Arguments_Preparation": { @@ -294738,7 +104157,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4x2_t" }, "Arguments_Preparation": { @@ -294769,7 +104187,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2x2_t" }, "Arguments_Preparation": { @@ -294800,7 +104217,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8x2_t" }, "Arguments_Preparation": { @@ -294831,7 +104247,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4x2_t" }, "Arguments_Preparation": { @@ -294862,7 +104277,6 @@ "poly16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8x2_t" }, "Arguments_Preparation": { @@ -294893,7 +104307,6 @@ "poly8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16x2_t" }, "Arguments_Preparation": { @@ -294924,7 +104337,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8x2_t" }, "Arguments_Preparation": { @@ -294955,7 +104367,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4x2_t" }, "Arguments_Preparation": { @@ -294986,7 +104397,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16x2_t" }, "Arguments_Preparation": { @@ -295017,7 +104427,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8x2_t" }, "Arguments_Preparation": { @@ -295048,7 +104457,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4x2_t" }, "Arguments_Preparation": { @@ -295079,7 +104487,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16x2_t" }, "Arguments_Preparation": { @@ -295111,7 +104518,6 @@ "const int imm6" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -295141,7 +104547,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -295169,7 +104574,6 @@ "poly16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -295197,7 +104601,6 @@ "poly8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -295225,7 +104628,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -295253,7 +104655,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -295281,7 +104682,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -295309,7 +104709,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -295337,7 +104736,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -295365,7 +104763,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -295393,7 +104790,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -295421,7 +104817,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -295449,7 +104844,6 @@ "poly16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -295477,7 +104871,6 @@ "poly64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -295505,7 +104898,6 @@ "poly8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -295533,7 +104925,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -295561,7 +104952,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -295589,7 +104979,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -295617,7 +105006,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -295645,7 +105033,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -295673,7 +105060,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -295701,7 +105087,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -295729,7 +105114,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -295757,7 +105141,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2_t" }, "Arguments_Preparation": { @@ -295785,7 +105168,6 @@ "poly16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4_t" }, "Arguments_Preparation": { @@ -295813,7 +105195,6 @@ "poly8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8_t" }, "Arguments_Preparation": { @@ -295841,7 +105222,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4_t" }, "Arguments_Preparation": { @@ -295869,7 +105249,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2_t" }, "Arguments_Preparation": { @@ -295897,7 +105276,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8_t" }, "Arguments_Preparation": { @@ -295925,7 +105303,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4_t" }, "Arguments_Preparation": { @@ -295953,7 +105330,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2_t" }, "Arguments_Preparation": { @@ -295981,7 +105357,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8_t" }, "Arguments_Preparation": { @@ -296009,7 +105384,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4_t" }, "Arguments_Preparation": { @@ -296037,7 +105411,6 @@ "float64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "float64x2_t" }, "Arguments_Preparation": { @@ -296065,7 +105438,6 @@ "poly16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8_t" }, "Arguments_Preparation": { @@ -296093,7 +105465,6 @@ "poly64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "poly64x2_t" }, "Arguments_Preparation": { @@ -296121,7 +105492,6 @@ "poly8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16_t" }, "Arguments_Preparation": { @@ -296149,7 +105519,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8_t" }, "Arguments_Preparation": { @@ -296177,7 +105546,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4_t" }, "Arguments_Preparation": { @@ -296205,7 +105573,6 @@ "int64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "int64x2_t" }, "Arguments_Preparation": { @@ -296233,7 +105600,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16_t" }, "Arguments_Preparation": { @@ -296261,7 +105627,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8_t" }, "Arguments_Preparation": { @@ -296289,7 +105654,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4_t" }, "Arguments_Preparation": { @@ -296317,7 +105681,6 @@ "uint64x2_t b" ], "return_type": { - "element_bit_size": "64", "value": "uint64x2_t" }, "Arguments_Preparation": { @@ -296345,7 +105708,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16_t" }, "Arguments_Preparation": { @@ -296373,7 +105735,6 @@ "float32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x2x2_t" }, "Arguments_Preparation": { @@ -296404,7 +105765,6 @@ "poly16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x4x2_t" }, "Arguments_Preparation": { @@ -296435,7 +105795,6 @@ "poly8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x8x2_t" }, "Arguments_Preparation": { @@ -296466,7 +105825,6 @@ "int16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x4x2_t" }, "Arguments_Preparation": { @@ -296497,7 +105855,6 @@ "int32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x2x2_t" }, "Arguments_Preparation": { @@ -296528,7 +105885,6 @@ "int8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x8x2_t" }, "Arguments_Preparation": { @@ -296559,7 +105915,6 @@ "uint16x4_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x4x2_t" }, "Arguments_Preparation": { @@ -296590,7 +105945,6 @@ "uint32x2_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x2x2_t" }, "Arguments_Preparation": { @@ -296621,7 +105975,6 @@ "uint8x8_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x8x2_t" }, "Arguments_Preparation": { @@ -296652,7 +106005,6 @@ "float32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "float32x4x2_t" }, "Arguments_Preparation": { @@ -296683,7 +106035,6 @@ "poly16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "poly16x8x2_t" }, "Arguments_Preparation": { @@ -296714,7 +106065,6 @@ "poly8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "poly8x16x2_t" }, "Arguments_Preparation": { @@ -296745,7 +106095,6 @@ "int16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "int16x8x2_t" }, "Arguments_Preparation": { @@ -296776,7 +106125,6 @@ "int32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "int32x4x2_t" }, "Arguments_Preparation": { @@ -296807,7 +106155,6 @@ "int8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "int8x16x2_t" }, "Arguments_Preparation": { @@ -296838,7 +106185,6 @@ "uint16x8_t b" ], "return_type": { - "element_bit_size": "16", "value": "uint16x8x2_t" }, "Arguments_Preparation": { @@ -296869,7 +106215,6 @@ "uint32x4_t b" ], "return_type": { - "element_bit_size": "32", "value": "uint32x4x2_t" }, "Arguments_Preparation": { @@ -296900,7 +106245,6 @@ "uint8x16_t b" ], "return_type": { - "element_bit_size": "8", "value": "uint8x16x2_t" }, "Arguments_Preparation": {