Commit d659aa3 1 parent c4c4b1b commit d659aa3 Copy full SHA for d659aa3
File tree 1 file changed +0
-35
lines changed
1 file changed +0
-35
lines changed Original file line number Diff line number Diff line change @@ -240,41 +240,6 @@ def gen_int_reg_defs(self):
240
240
"initial_value" : 0 ,
241
241
"enabled" : True }))
242
242
243
- #Include PC, Athena expects the PC to always be 64-bits
244
- num += 1
245
- self .reg_defs .append (self .__CreateRegDict ({
246
- "name" : "pc" ,
247
- "num" : num ,
248
- "desc" : "Program counter" ,
249
- "size" : 8 ,
250
- "aliases" : [],
251
- "fields" : {},
252
- "initial_value" : 0 ,
253
- "enabled" : True }))
254
-
255
- # Load reservation for LR/SC
256
- num += 1
257
- self .reg_defs .append (self .__CreateRegDict ({
258
- "name" : "resv_addr" ,
259
- "num" : num ,
260
- "desc" : "Load reservation address" ,
261
- "size" : 8 ,
262
- "aliases" : [],
263
- "fields" : {},
264
- "initial_value" : 0 ,
265
- "enabled" : True }))
266
-
267
- num += 1
268
- self .reg_defs .append (self .__CreateRegDict ({
269
- "name" : "resv_valid" ,
270
- "num" : num ,
271
- "desc" : "Load reservation valid" ,
272
- "size" : 8 ,
273
- "aliases" : [],
274
- "fields" : {},
275
- "initial_value" : 0 ,
276
- "enabled" : True }))
277
-
278
243
def get_fp_reg_name (self , num ):
279
244
"""Returns fp register name from register number"""
280
245
return "f" + str (num )
You can’t perform that action at this time.
0 commit comments