riffpga -- write FPGA bitstreams through a USB drive, get USB serial and dynamic clocking in a platform independent way
-
Updated
Feb 27, 2025 - C
riffpga -- write FPGA bitstreams through a USB drive, get USB serial and dynamic clocking in a platform independent way
Simple Ping Pong game on Xilinx Spartan 3E
A pipelined Symmetric FIR (Finite Impulse Response) filter implementation in Verilog HDL.
Undergraduate level RISC-V microcontroller
Verilog Code to Implementation on FPGA of 8 Bit Signed Multiplier
Dive into the world of SystemVerilog with hands-on projects that bring RTL design and verification to life! From blinking counters to smart assertions, this repo is my personal sandbox for mastering the language behind modern chip design. Whether you're a VLSI enthusiast, an aspiring verification engineer, or just curious about how hardware think.
Verilog code to implement 8 bit full adder and demonstration of the result on FPGA board.
T20 Cricket Game using Verilog coding. Includes a constraint file for implementing on Nexys A7 FPGA board.
Add a description, image, and links to the fpga-projects topic page so that developers can more easily learn about it.
To associate your repository with the fpga-projects topic, visit your repo's landing page and select "manage topics."