Skip to content

Commit abe744e

Browse files
committed
needs to actually build verilog
1 parent e4739eb commit abe744e

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

Diff for: .github/scripts/run-tests.sh

+1
Original file line numberDiff line numberDiff line change
@@ -175,6 +175,7 @@ case $1 in
175175
;;
176176
chipyard-radiance)
177177
# Verilator fails to build sim binary, just generate verilog
178+
run_binary
178179
;;
179180
icenet)
180181
run_binary BINARY=none

0 commit comments

Comments
 (0)