We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 769257f commit 2ece93bCopy full SHA for 2ece93b
README.md
@@ -1,7 +1,7 @@
1
Shuttle: A Rocket-based Superscalar In-order RISC-V Core
2
========================================================
3
4
-Shuttle is a Rocket-based superscalar in-order RISC-V core, supporting the base RV64IMAFDC instruction set with supervisor and user-mode.
+Shuttle is a Rocket-based superscalar in-order RISC-V core, supporting the base RV64IMAFDCB instruction set with supervisor and user-mode.
5
Shuttle is a 6-stage core that can be configured to be dual, three, or quad-issue, although dual-issue is the most sensible design point.
6
Shuttle is *not* designed to meet any power, performance, or area targets.
7
It exists purely as a demonstrative example of another RISC-V CPU design point.
0 commit comments