Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

scala to systemverilog conversion #98

Open
MananBharat opened this issue Jan 23, 2025 · 0 comments
Open

scala to systemverilog conversion #98

MananBharat opened this issue Jan 23, 2025 · 0 comments

Comments

@MananBharat
Copy link

I wanted to experiment a little with the UCIE module and wanted the code for that in Systemverilog, could someone help me with how to convert the given scala code to sv?
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@MananBharat